Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MAX9207EAI+ Datasheet(PDF) 6 Page - Maxim Integrated Products

Part # MAX9207EAI+
Description  10-Bit Bus LVDS Serializers
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX9207EAI+ Datasheet(HTML) 6 Page - Maxim Integrated Products

Back Button MAX9207EAI+ Datasheet HTML 2Page - Maxim Integrated Products MAX9207EAI+ Datasheet HTML 3Page - Maxim Integrated Products MAX9207EAI+ Datasheet HTML 4Page - Maxim Integrated Products MAX9207EAI+ Datasheet HTML 5Page - Maxim Integrated Products MAX9207EAI+ Datasheet HTML 6Page - Maxim Integrated Products MAX9207EAI+ Datasheet HTML 7Page - Maxim Integrated Products MAX9207EAI+ Datasheet HTML 8Page - Maxim Integrated Products MAX9207EAI+ Datasheet HTML 9Page - Maxim Integrated Products MAX9207EAI+ Datasheet HTML 10Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 13 page
background image
MAX9205/MAX9207
10-Bit Bus LVDS Serializers
6
Maxim Integrated
Initialization Mode
When VCC is applied, the outputs are held in high
impedance and internal circuitry is disabled by on-chip
power-on-reset circuitry. When the supply voltage
reaches 2.35V, the PLL starts to lock to a local refer-
ence clock (16MHz to 40MHz for MAX9205 and 40MHz
to 66MHz for MAX9207). The reference clock, TCLK, is
provided by the system. A serializer locks within 2049
cycles of TCLK. Once locked, a serializer is ready to
send data or SYNC patterns depending on the levels of
SYNC 1 and SYNC 2.
Synchronization Mode
To rapidly synchronize with a deserializer, SYNC pat-
terns can be sent. A SYNC pattern is six consecutive
ones followed by six consecutive zeros repeating every
TCLK period. When one or both SYNC inputs are
asserted high for at least six cycles of TCLK, the serial-
izer will initiate the transmission of 1024 SYNC patterns.
The serializer will continue to send SYNC patterns if
either of the SYNC input pins remains high. Toggling
one SYNC input with the other SYNC input low before
1024 SYNC patterns are output does not interrupt the
output of the 1024 SYNC patterns.
Data Transmission Mode
After initialization, both SYNC input pins must be set
low by users or through a control signal from the dese-
rializer before data transmission begins. Provided that
SYNC inputs are low, input data at IN0–9 are clocked
into the serializer by the TCLK input. Setting TCLK_R/F
high selects the rising edge of TCLK for data strobe
and low selects the falling edge. If either of the SYNC
inputs goes high for six TCLK cycles at any time during
data transmission, the data at IN0–9 are ignored and
SYNC patterns are sent for at least 1024 TCLK cycles.
A start bit high and a stop bit low frame the 10-bit data
and function as the embedded clock edge in the serial
data stream. The serial rate is the TCLK frequency
times the data and appended bits. For example, if
TCLK is 40MHz, the serial rate is 40 x 12 (10 + 2 bits) =
480Mbps. Since only 10 bits are from input data, the
payload rate is 40 x 10 = 400Mbps.
Power-Down
Power-down mode is entered when the PWRDN pin is
driven low. In power-down mode, the PLL of the serial-
izer is stopped and the outputs (OUT+ and OUT-) are
in high impedance, disabling drive current and also
reducing supply current. When PWRDN is driven high,
the serializer must reinitialize and resynchronize before
data can be transferred. On power-up, in order for the
MAX9205/MAX9207 to initialize correctly, PWRDN should
remain below 0.7V until PCLK is stable and all power sup-
plies are within specification.
High-Impedance State
The serializer output pins (OUT+ and OUT-) are held in
high impedance when the supply voltage is first
applied and while the PLL is locking to the local refer-
ence clock. Setting EN or PWRDN low puts the device
in high impedance. After initialization, EN functions
asynchronously. For example, the serializer output can
be put into high impedance while SYNC patterns are
being sent without affecting the internal timing of the
SYNC pattern generation. However, if the serializer
goes into high impedance, a deserializer loses PLL
lock and needs to resynchronize before data transfer
can resume.
Table 1. Input /Output Function Table
INPUTS
OUTPUTS
EN
PWRDN
SYNC 1
SYNC 2
OUT+, OUT-
HH
When either or both SYNC 1
and SYNC 2 are held high for
at least six TCLK cycles
Synchronization Mode. SYNC patterns of six 1s and six 0s are
transmitted every TCLK cycle for at least 1024 TCLK cycles.
Data at IN0–9 are ignored.
HH
L
L
Data Transmission Mode. IN0–9 and 2 frame bits are
transmitted every TCLK cycle.
XL
X
X
LX
X
X
Output in high-impedance.
X = Don’t care.


Similar Part No. - MAX9207EAI+

ManufacturerPart #DatasheetDescription
logo
Maxim Integrated Produc...
MAX9207EAI MAXIM-MAX9207EAI Datasheet
180Kb / 13P
   10-Bit Bus LVDS Serializers
Rev 0; 5/01
More results

Similar Description - MAX9207EAI+

ManufacturerPart #DatasheetDescription
logo
Maxim Integrated Produc...
MAX9205 MAXIM-MAX9205_10 Datasheet
320Kb / 13P
   10-Bit Bus LVDS Serializers
Rev 1; 11/10
MAX9205 MAXIM-MAX9205 Datasheet
180Kb / 13P
   10-Bit Bus LVDS Serializers
Rev 0; 5/01
logo
Fairchild Semiconductor
FIN1215MTDX FAIRCHILD-FIN1215MTDX Datasheet
702Kb / 20P
   LVDS 21-Bit Serializers / De-Serializers
logo
ON Semiconductor
FIN1215 ONSEMI-FIN1215 Datasheet
757Kb / 22P
   LVDS 21-Bit Serializers / De-Serializers
Sep 2009 Rev. 1.0.3
logo
Fairchild Semiconductor
FIN1218 FAIRCHILD-FIN1218 Datasheet
434Kb / 17P
   LVDS 21-Bit Serializers/De-Serializers
FIN1217 FAIRCHILD-FIN1217_05 Datasheet
455Kb / 17P
   LVDS 21-Bit Serializers/De-Serializers
logo
Maxim Integrated Produc...
MAX9206 MAXIM-MAX9206 Datasheet
179Kb / 12P
   10-Bit Bus LVDS Deserializers
Rev 0; 8/01
MAX9206 MAXIM-MAX9206_10 Datasheet
324Kb / 12P
   10-Bit Bus LVDS Deserializers
Rev 2; 11/10
MAX9206 MAXIM-MAX9206_07 Datasheet
205Kb / 13P
   10-Bit Bus LVDS Deserializers
Rev 1; 12/07
logo
Texas Instruments
DS92LV1023 TI1-DS92LV1023_15 Datasheet
959Kb / 19P
[Old version datasheet]   40-66 MHz 10 Bit Bus LVDS Serializer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com