IS42VS16160D datasheet(7/61 Pages) ISSI

Part #	IS42VS16160D

Description	Random column address every clock cycle

Download	61 Pages

Scroll/Zoom	100%

Manufacturer	ISSI [Integrated Silicon Solution, Inc]

Direct Link	http://www.issi.com

Logo

7 / 61 page

Integrated Silicon Solution, Inc. — www.issi.com

7

Rev. 00A

04/21/09

IS42VS83200D, IS42VS16160D

IS45VS83200D, IS45VS16160D

GENERAL DESCRIPTION

READ

TheREADcommandselectsthebankfromBA0,BA1inputs

and starts a burst read access to an active row. Inputs A0-

A9(x8);A0-A8(x16)providesthestartingcolumnlocation.

WhenA10isHIGH,thiscommandfunctionsasanAUTO

PRECHARGE command. When the auto precharge is

selected, the row being accessed will be precharged at

theendoftheREADburst.Therowwillremainopenfor

subsequentaccesseswhenAUTOPRECHARGEisnot

selected.DQ’sreaddataissubjecttothelogiclevelon

theDQMinputstwoclocksearlier.WhenagivenDQM

signalwasregisteredHIGH,thecorrespondingDQ’swill

be High-Z two clocks later. DQ’s will provide valid data

whentheDQMsignalwasregisteredLOW.

WRITE

A burst write access to an active row is initiated with the

WRITEcommand.BA0,BA1inputsselectsthebank,and

the starting column location is provided by inputs A0-A9

(x8);A0-A8(x16).WhetherornotAUTO-PRECHARGEis

used is determined by A10.

Therowbeingaccessedwillbeprechargedattheendof

theWRITEburst,ifAUTOPRECHARGEisselected.If

AUTOPRECHARGEisnotselected,therowwillremain

openforsubsequentaccesses.

A memory array is written with corresponding input data

onDQ’sandDQMinputlogiclevelappearingatthesame

time.DatawillbewrittentomemorywhenDQMsignalis

LOW.WhenDQMisHIGH,thecorrespondingdatainputs

willbeignored,andaWRITEwillnotbeexecutedtothat

byte/column location.

PRECHARGE

The PRECHARGE command is used to deactivate the

open row in a particular bank or the open row in all banks.

BA0,BA1canbeusedtoselectwhichbankisprecharged

or they are treated as “Don’t Care”.A10 determined

whetheroneorallbanksareprecharged.Afterexecut-

ing this command, the next command for the selected

bank(s)isexecutedafterpassageoftheperiodt

RP, which

istheperiodrequiredforbankprecharging.Onceabank

has been precharged, it is in the idle state and must be

activatedpriortoanyREADorWRITEcommandsbeing

issued to that bank.

AUTO PRECHARGE

TheAUTOPRECHARGEfunctionensuresthatthepre-

charge is initiated at the earliest valid stage within a burst.

Thisfunctionallowsforindividual-bankprechargewithout

requiringanexplicitcommand.A10toenabletheAUTO

PRECHARGEfunctioninconjunctionwithaspecificREAD

orWRITEcommand.ForeachindividualREADorWRITE

command, auto precharge is either enabled or disabled.

AUTOPRECHARGEdoesnotapplyexceptinfull-page

burst mode. Upon completion of the READ or WRITE

burst, a precharge of the bank/row that is addressed is

automatically performed.

AUTO REFRESH COMMAND

ThiscommandexecutestheAUTOREFRESHoperation.

Therowaddressandbanktoberefreshedareautomatically

generatedduringthisoperation. Thestipulatedperiod(trc)is

requiredforasinglerefreshoperation,andnoothercom-

mandscanbeexecutedduringthisperiod. Thiscommand

isexecutedatleast8192timesforeveryTref.Duringan

AUTOREFRESHcommand,addressbitsare“Don’tCare”.

ThiscommandcorrespondstoCBRAuto-refresh.

BURST TERMINATE

The BURSTTERMINATE command forcibly terminates

the burst read and write operations by truncating either

fixed-length or full-page bursts and the most recently

registeredREADorWRITEcommandpriortotheBURST

TERMINATE.

COMMAND INHIBIT

COMMANDINHIBITpreventsnewcommandsfrombeing

executed.Operationsinprogressarenotaffected,apart

fromwhethertheCLKsignalisenabled

NO OPERATION

WhenCSislow,theNOPcommandpreventsunwanted

commands from being registered during idle or wait

states.

LOAD MODE REGISTER

DuringtheLOADMODEREGISTERcommandthemode

registerisloadedfromA0-A12.Thiscommandcanonly

be issued when all banks are idle.

ACTIVE COMMAND

When the ACTIVE COMMAND is activated, BA0, BA1

inputs selects a bank to be accessed, and the address

inputsonA0-A12selectstherow.UntilaPRECHARGE

command is issued to the bank, the row remains open

for accesses.

Similar Part No. - IS42VS16160D

Manufacturer	Part #	Datasheet	Description
Integrated Silicon Solu...	IS42VS16160J	430Kb / 16P	32Mx8, 16Mx16, 8Mx32 256Mb Synchronous DRAM
Integrated Silicon Solu...	IS42VS16160J-75TLI	430Kb / 16P	32Mx8, 16Mx16, 8Mx32 256Mb Synchronous DRAM

More results

Similar Description - IS42VS16160D

Manufacturer	Part #	Datasheet	Description
Integrated Silicon Solu...	IS42VS16400E	945Kb / 58P	Random column address every clock cycle
Integrated Silicon Solu...	IS42VS16100F	1Mb / 86P	Random column address every clock cycle
Integrated Device Techn...	IDT74FCT162344AT	124Kb / 8P	FAST CMOS ADDRESS/ CLOCK DRIVER
ATMEL Corporation	AT89LP4052	1Mb / 94P	Single Clock Cycle per Byte Fetch
Integrated Device Techn...	IDT74FCT163344	118Kb / 7P	3.3V CMOS ONE-TO-FOUR ADDRESS/CLOCK DRIVER
Renesas Technology Corp	IDT74FCT163344A	252Kb / 8P	3.3V CMOS ONE-TO-FOUR ADDRESS/CLOCK DRIVER SEPTEMBER 2009
List of Unclassifed Man...	751-008	10Mb / 64P	Every edding a specialist
Arduino	ABX00028	477Kb / 12P	Arduino® Nano Every 03/08/2022
ATMEL Corporation	ATTINY48PRE	8Mb / 298P	123 Powerful Instructions ??Most Single Clock Cycle Execution
ATMEL Corporation	AT90USB647	11Mb / 456P	135 powerful instructions ??most single clock cycle execution

More results

IS42VS16160D Datasheet(PDF) 7 Page - Integrated Silicon Solution, Inc

IS42VS16160D Datasheet(HTML) 7 Page - Integrated Silicon Solution, Inc

Similar Part No. - IS42VS16160D

Similar Description - IS42VS16160D

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL