Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IS46LR16800F Datasheet(PDF) 9 Page - Integrated Silicon Solution, Inc

Part # IS46LR16800F
Description  DM for write masking only
Download  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS46LR16800F Datasheet(HTML) 9 Page - Integrated Silicon Solution, Inc

Back Button IS46LR16800F Datasheet HTML 5Page - Integrated Silicon Solution, Inc IS46LR16800F Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS46LR16800F Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS46LR16800F Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS46LR16800F Datasheet HTML 9Page - Integrated Silicon Solution, Inc IS46LR16800F Datasheet HTML 10Page - Integrated Silicon Solution, Inc IS46LR16800F Datasheet HTML 11Page - Integrated Silicon Solution, Inc IS46LR16800F Datasheet HTML 12Page - Integrated Silicon Solution, Inc IS46LR16800F Datasheet HTML 13Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 42 page
background image
9
Rev. A | Apr. 2012
www.issi.com - dram@issi.com
IS43/46LR16800F
The 128Mb Mobile DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 134,271,728-bits. It is internally
configured as a quad-bank DRAM. The 128Mb Mobile DDR SDRAM uses a double data rate architecture to achieve high speed operation.
The double data rate architecture is essentially a 2n-prefetch architecture, with an interface designed to transfer two data words per clock
cycle at the I/O balls, single read or write access for the 128Mb Mobile DDR SDRAM consists of a single 2n-bit wide, one-clock-cycle data
transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O balls.
Read and Write accesses to the Mobile DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed
number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a
READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be
accessed (BA0, BA1 select the bank; A0–A11 select the row). The address bits registered coincident with the READ or WRITE command are
used to select the starting column location for the burst access.
It should be noted that the DLL signal that is typically used on standard DDR devices is not necessary on the Mobile DDR SDRAM. It has
been omitted to save power.
Prior to normal operation, the Mobile DDR SDRAM must be powered up and initialized. The following sections provide detailed information
covering device initialization, register definition, command descriptions and device operation.
Power up and Initialization
Mobile DDR SDRAM must be powered up and initialized in a predefined manner. Power must be applied to VDD and VDDQ (simultaneously).
After power up, an initial pause of 200 usec is required. And a precharge all command will be issued to the Mobile DDR. Then, 2 or more
Auto refresh cycles will be provided. After the Auto refresh cycles are completed, a Mode Register Set(MRS) command will be issued to
program the specific mode of operation (Cas Latency, Burst length, etc.) And a Extended Mode Register Set(EMRS) command will be issued
to Partial Array Self Refresh(PASR). The following these cycles, the Mobile DDR SDRAM is ready for normal operation. To ensure device
functionality, there is a predefined sequence that must occur at device power up or if there is any interruption of device power.
To properly initialize the Mobile DDR SDRAM, this sequence must be followed:
1. To prevent device latch-up, it is recommended the core power (VDD) and I/O power (VDDQ) be from the same power source and brought
up simultaneously. If separate power sources are used, VDD must lead VDDQ.
2. Once power supply voltages are stable and the CKE has been driven HIGH, it is safe to apply the clock.
3. Once the clock is stable, a 200μs (minimum) delay is required by the Mobile DDR SDRAM prior to applying an executable command.
During this time, NOP or DESELECT commands must be issued on the command bus.
4. Issue a PRECHARGE ALL command.
5. Issue NOP or DESELECT commands for at least tRP time.
6. Issue an AUTO REFRESH command followed by NOP or DESELECT commands for at least tRFC time. Issue a second AUTO REFRESH
command followed by NOP or DESELECT commands for at least tRFC time. As part of the individualization sequence, two AUTO REFRESH
commands must be issued. Typically, both of these commands are issued at this stage as described above.
7. Using the LOAD MODE REGISTER command, load the standard mode register as desired.
8. Issue NOP or DESELECT commands for at least tMRD time.
9. Using the LOAD MODE REGISTER command, load the extended mode register to the desired operating modes. Note that the order in
which the standard and extended mode registers are programmed is not critical.
10. Issue NOP or DESELECT commands for at least tMRD time.
11. The Mobile DDR SDRAM has been properly initialized and is ready to receive any valid command.
Functional Description


Similar Part No. - IS46LR16800F

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS46LR16800G ISSI-IS46LR16800G Datasheet
1Mb / 43P
   DM for write masking only
More results

Similar Description - IS46LR16800F

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS43LR16800G ISSI-IS43LR16800G Datasheet
1Mb / 43P
   DM for write masking only
logo
ATMEL Corporation
AT25HP512 ATMEL-AT25HP512_14 Datasheet
420Kb / 21P
   128-byte Page Mode Only for Write Operations
AT25P1024 ATMEL-AT25P1024_14 Datasheet
199Kb / 17P
   128-byte Page Mode Only for Write Operations
AT25HP256 ATMEL-AT25HP256_14 Datasheet
420Kb / 21P
   128-byte Page Mode Only for Write Operations
logo
Winbond
W9725G6KB-25 WINBOND-W9725G6KB-25 Datasheet
1Mb / 87P
   DLL aligns DQ and DQS transitions with clock, Data masks (DM) for write data, Write Data Mask
logo
3M Electronics
203 3M-203 Datasheet
28Kb / 2P
   Masking Tape
logo
Texas Instruments
RI-TRP-RFOB-01 TI1-RI-TRP-RFOB-01 Datasheet
80Kb / 4P
[Old version datasheet]   KEYRING TAG (READ ONLY/READ WRITE)
logo
3M Electronics
2308 3M-2308 Datasheet
342Kb / 2P
   Performance Masking Tape
2380 3M-2380 Datasheet
28Kb / 2P
   Performance Masking Tape
06525 3M-06525 Datasheet
29Kb / 3P
   Precision Masking Tape
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com