Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADC1225CCD-1 Datasheet(PDF) 9 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # ADC1225CCD-1
Description  12-Bit Plus Sign mP Compatible A/D Converters
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

ADC1225CCD-1 Datasheet(HTML) 9 Page - National Semiconductor (TI)

Back Button ADC1225CCD-1 Datasheet HTML 5Page - National Semiconductor (TI) ADC1225CCD-1 Datasheet HTML 6Page - National Semiconductor (TI) ADC1225CCD-1 Datasheet HTML 7Page - National Semiconductor (TI) ADC1225CCD-1 Datasheet HTML 8Page - National Semiconductor (TI) ADC1225CCD-1 Datasheet HTML 9Page - National Semiconductor (TI) ADC1225CCD-1 Datasheet HTML 10Page - National Semiconductor (TI) ADC1225CCD-1 Datasheet HTML 11Page - National Semiconductor (TI) ADC1225CCD-1 Datasheet HTML 12Page - National Semiconductor (TI) ADC1225CCD-1 Datasheet HTML 13Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 18 page
background image
Functional Description
10 THE AD CONVERSION
11 STARTING A CONVERSION
When using the ADC1225 or ADC1205 with a microproces-
sor starting an A-to-D conversion is like writing to an exter-
nal memory location The WR and CS lines are used to start
the conversion The simplified logic (
Figure 6 ) shows that
the falling edge of WR with CS low clocks the D-type flip-
flop and initiates the conversion sequence A new conver-
sion can therefore be restarted before the end of the previ-
ous sequence INT going low indicates the conversion’s
end
12 THE CONVERSION PROCESS (Numbers designated
by
refer to portions of
Figure 6 )
The SARS LOGIC 2 controls the A-to-D conversion pro-
cess When ‘sars’ goes high the clock (clk) is gated to the
TIMING GENERATOR 9
One of the outputs of the TIM-
ING GENERATOR Tz provides the clock for the Succes-
sive Approximation Register SAR LOGIC 5
The Tz clock
rate is
of the CLK IN frequency
Inputs to the 12-BIT DAC 11 and control of the SAMPLED
DATA COMPARATOR 10 sign logic are provided by the
SAR LOGIC The first step in the conversion process is to
set the sign to positive (logic ‘0’) and the input of the DAC to
000 (HEX notation) If the differential input VIN(a)bVIN(b)
is positive the sign bit will remain low If it is negative the
sign bit will be set high Differential inputs of only a few
hundred microvolts are enough to provide full logic swings
at the output of the SAMPLED DATA COMPARATOR
The sign bit indicates the polarity of the differential input If it
is set high the negative input must have been greater than
the positive input By reversing the polarity of the differential
input VIN(a) and VIN(b) are interchanged and the DAC
sees the negative input as positive The input polarity rever-
sal is done digitally by changing the timing on the input sam-
pling switches of the SAMPLED DATA COMPARATOR
Thus with almost no additional circuitry the AD is extend-
ed from a unipolar 12-bit to a bipolar 12-bit (12-bit plus sign)
device
After determining the input polarity the conversion pro-
ceeds with the successive approximation process The SAR
LOGIC successively tries each bit of the 12-BIT DAC The
most significant bit (MSB) B11 has a weight of
of VREF
The next bit B10 has a weight of
VREF Each successive
bit is reduced in weight by a factor of 2 which gives the least
significant bit (LSB) a weight of 14096 VREF
When the MSB is tried the comparator compares the DAC
output VREF 2 to the analog input If the analog input is
greater than VREF 2 the comparator tells the SAR LOGIC to
set the MSB If the analog input is less than VREF 2 the
comparator tells the SAR LOGIC to reset the MSB On the
next bit-test the DAC output will either be
VREF or
VREF depending on whether the MSB was set or not Fol-
lowing this sequence through for each successive bit will
approximate the analog input to within 1-bit (one part in
4096)
On completion of the LSB bit-test the conversion-complete
flip-flop (CC) is set signifying that the conversion is finished
The end-of-conversion (EOC) and interrupt (INT) lines are
not changed at this time Some internal housekeeping tasks
must be completed before the outside world is notified that
the conversion is finished
Setting CC enables the UPDATE LOGIC 12
This logic
controls the transfer of data from the SAR LOGIC to the
OUTPUT LATCH 6 and resets the internal logic in prepa-
ration for a new conversion This means that when EOC
goes high a new conversion can be immediately started
since the internal logic has already been reset In the same
way data is transferred to the OUTPUT LATCH prior to is-
suing an interrupt This assures that data can be read imme-
diately after INT goes low
20 READING THE AD
The ADC 1225 makes all thirteen bits of the conversion
result available in parallel Taking CS and RD low enables
the TRI-STATE
output buffers The conversion result is
represented in 2’s complement format
The ADC1205 makes the conversion result available in two
eight-bit bytes The output format is 2’s complement with
extended sign Data is right justified and presented high
byte first With CS low and STATUS high the high byte
(DB12 – DB8) will be enabled on the output buffers the first
time RD goes low When RD goes low a second time the
low byte (DB7 – DB0) will be enabled On each read opera-
tion the ‘byst’ flip-flop is toggled so that on successive
reads alternate bytes will be available on the outputs The
‘byst’ flip-flop is always reset to the high byte at the end of a
conversion Table 1 below shows the data bit locations on
the ADC1205
The ADC1205’s STATUS pin makes it possible to read the
conversion status and the state of the ‘byst’ flip-flop With
RD STATUS and CS low this information appears on the
data bus The ‘byst’ status appears on pin 18 (DB2DB10)
A low output on pin 18 indicates that the next data read will
be the high byte A high output indicates that the next data
read will be the low byte A high status bit on pin 22 (DB6
DB12) indicates that the conversion is in progress A high
output appears on pin 17 (DB1DB9) when the conversion
is completed and the data has been transferred to the out-
put latch A high output on pin 16 (DB0DB8) indicates that
the conversion has been completed and the data is ready to
read This status bit is reset when a new conversion is initia-
ted data is read or status is read When reading status or a
conversion result STATUS should always change states at
least 600 ns before RD goes low If the conversion status
information is not needed the STATUS pin should be hard-
wired to Va Table 2 summarizes the meanings of the four
status bits
TABLE I Data Bit Locations ADC1205
HIGH BYTE DB12 DB12 DB12 DB12 DB11 DB10 DB9 DB8
LOW BYTE DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
TABLE II Status Bit Locations and Meanings
Status
Status
Condition to
Bit
Bit
Meaning
Clear Status
Location
Bit
DB6
SARS
‘‘High’’ indicates that
the conversion is in
progress
DB2
BYST
‘‘Low’’ indicates that
Status write
the next data read is
or toggle it
the high byte
with data
‘‘High’’ indicates that
read
the next data read is
the low byte
9


Similar Part No. - ADC1225CCD-1

ManufacturerPart #DatasheetDescription
logo
MPS Industries, Inc.
ADC122 MPSIND-ADC122 Datasheet
172Kb / 2P
   1W, Miniature SIP, Single & Dual Output DC/DC Converters
logo
National Semiconductor ...
ADC12281 NSC-ADC12281 Datasheet
368Kb / 16P
   12-Bit, 20 MSPS Single-Ended Input, Pipelined A/D Converter
ADC12281CIVT NSC-ADC12281CIVT Datasheet
368Kb / 16P
   12-Bit, 20 MSPS Single-Ended Input, Pipelined A/D Converter
ADC122S021 NSC-ADC122S021 Datasheet
941Kb / 19P
   2 Channel, 1 MSPS 12-Bit A/D Converter
ADC122S021 NSC-ADC122S021 Datasheet
905Kb / 19P
   2 Channel, 200 KSPS 12-Bit A/D Converter
More results

Similar Description - ADC1225CCD-1

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
ADC1241 NSC-ADC1241 Datasheet
268Kb / 14P
   Self-Calibrating 12-Bit Plus Sign mP-Compatible A/D Converter with Sample-and-Hold
logo
Texas Instruments
ADC12030 TI1-ADC12030 Datasheet
2Mb / 52P
[Old version datasheet]   12-Bit Plus Sign Serial I/O A/D Converters
logo
National Semiconductor ...
ADC1242 NSC-ADC1242 Datasheet
254Kb / 14P
   12-Bit Plus Sign Sampling A/D Converter
logo
Analog Devices
DAC-02 AD-DAC-02 Datasheet
1Mb / 5P
   10-BIT-PLUS-SIGN VOLTAGE-OUTPUT D/A CONVERTERS
REV. C
logo
National Semiconductor ...
DAC1231 NSC-DAC1231 Datasheet
813Kb / 4P
   DAC1231/DAC1232 12-Bit, mP Compatible,Double-Buffered D to A Converters
logo
Texas Instruments
DAC1208 TI1-DAC1208_11 Datasheet
612Kb / 20P
[Old version datasheet]   DAC1231/DAC1232 12-Bit, mP Compatible,Double-Buffered D to A Converters
logo
National Semiconductor ...
ADC10731 NSC-ADC10731 Datasheet
556Kb / 27P
   10-Bit Plus Sign Serial I/O A/D Converters with Mux,
logo
NXP Semiconductors
NE5020 PHILIPS-NE5020 Datasheet
99Kb / 10P
   10-Bit mP-compatible D/A converter
August 31, 1994
logo
Micro Linear Corporatio...
ML2200 MICRO-LINEAR-ML2200 Datasheet
1Mb / 28P
   12-Bit Plus Sign Data Acquisition Peripheral
logo
NXP Semiconductors
NE5018 PHILIPS-NE5018 Datasheet
69Kb / 6P
   8-Bit mp-compatible D/A converter
August 31, 1994
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com