Electronic Components Datasheet Search |
|
ADuM4154BRIZ-RL Datasheet(PDF) 3 Page - Analog Devices |
|
ADuM4154BRIZ-RL Datasheet(HTML) 3 Page - Analog Devices |
3 / 22 page Data Sheet ADuM4154 SPECIFICATIONS ELECTRICAL CHARACTERISTICS—5 V OPERATION All typical specifications are at TA = 25°C and VDD1 = VDD2 = 5 V. Minimum and maximum specifications apply over the entire recommended operation range: 4.5 V ≤ VDD1 ≤ 5.5 V, 4.5 V ≤ VDD2 ≤ 5.5 V, and −40°C ≤ TA ≤ +125°C, unless otherwise noted. Switching specifications are tested with CL = 15 pF and CMOS signal levels, unless otherwise noted. Table 2. Switching Specifications Parameter Symbol A Grade B Grade Unit Test Conditions/Comments Min Typ Max Min Typ Max MCLK, MO, SO SPI Clock Rate SPIMCLK 1 17 MHz Data Rate Fast (MO, SO) DRFAST 2 34 Mbps Within PWD limit Propagation Delay tPHL, tPLH 25 12 14 ns 50% input to 50% output Pulse Width PW 100 12.5 ns Within PWD limit Pulse Width Distortion PWD 2 2 ns |tPLH − tPHL| Codirectional Channel Matching1 tPSKCD 2 2 ns Jitter, High Speed JHS 1 1 ns MSS Data Rate Fast DRFAST 2 34 Mbps Within PWD limit Propagation Delay tPHL, tPLH 21 26 21 26 ns 50% input to 50% output Pulse Width PW 100 12.5 ns Within PWD limit Pulse Width Distortion PWD 3 3 ns |tPLH − tPHL| Setup Time2 MSSSETUP 1.5 10 ns Jitter, High Speed JHS 1 1 ns SSA0, SSA1 Data Rate Slow DRSLOW 250 250 kbps Within PWD limit Propagation Delay tPHL, tPLH 0.1 2.6 0.1 2.6 µs 50% input to 50% output Pulse Width PW 4 4 µs Within PWD limit Jitter, Low Speed JLS 2.5 2.5 µs SSAx3 Minimum Input Skew4 tSSAx SKEW3 40 40 ns 1 Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. 2 The MSS signal is glitch filtered in both speed grades, whereas the other fast signals are not glitch filtered in the B grade. To guarantee that MSS reaches the output ahead of another fast signal, set up MSS prior to the competing signal by different times depending on speed grade. 3 SSAx = SSA0 or SSA1. 4 An internal asynchronous clock, not available to users, samples the low speed signals. If edge sequence in codirectional channels is critical to the end application, the leading pulse must be at least 1 tSSAx SKEW ahead of a later pulse to guarantee the correct order or simultaneous arrival at the output. Rev. A | Page 3 of 22 |
Similar Part No. - ADuM4154BRIZ-RL |
|
Similar Description - ADuM4154BRIZ-RL |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |