2

MC68360 USER’S MANUAL ERRATA

MOTOROLA

4. MC68040 Companion Mode Bus Cycle Note.

On page 2-14, section 2.2, add the following note after the second paragraph:

NOTE

In MC68040 companion mode, the QUICC

understands

MC68040-type bus cycles but cannot generate them. If the

QUICC becomes busmaster, e. g. for SDMA transfers, it will

drive normal MC68030-type bus cycles with TT1 becoming DS

again. This should normally be no problem since the MC68040

does not interpret these input signals, but external circuitry han-

dling these signals must be aware of this fact.

Section 3 – Memory Map

1. Dual port RAM MAP

On page 3-3, Table 3-1 indicates that the address range DPRBASE+700 to DPRBASE+BFF

can be used for User data / BDs. This is not true. The address range 700-7FFF can be used

for User data / BDs but address range 800-BFFF is reserved.

2. Missing Underline in Table.

On pages 3-5 through 3-10, Tables 3-3 and 3-4, the following entries should have been

underlined.

RSR, CSR1, SDSR, CSR2, CIPR, CISR, TER1, TER2, TER3,

TER4, SCCE1, SCCE2, SCCE3, SCCE4, SMCE1, SMCE2,

SPIE

3. Missing Bold face in Table.

On pages 3-5 through 3-10, Tables 3-3 and 3-4, the following entries should have been in

bold face.

All entries in Table 3-3, ICCR, SDCR, PAPAR, PCPAR, TGCR,

RCCR, PBPAR.

Section 4 – Bus Operation

1. Byte Write Enable.

On page 4-5, section 4.1.8 the following sentences:

“The equations of the byte write enables for 32-bit port (16BM = 1) are as follows”

“The equations of the byte write enables for 16-bit port (B16M = 0) are as follows:”

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com