Electronic Components Datasheet Search |
|
IS24C256-2G Datasheet(PDF) 5 Page - Integrated Silicon Solution, Inc |
|
IS24C256-2G Datasheet(HTML) 5 Page - Integrated Silicon Solution, Inc |
5 / 12 page Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 5 ADVANCEDINFORMATION Rev. 00A 03/11/03 IS24C256 ISSI® Page Write The IS24C256 is capable of 64-byte Page-Write operation. A Page-Write is initiated in the same manner as a Byte Write, but instead of terminating the internal Write cycle after the first data word is transferred, the Master device can transmit up to 63 more bytes. After the receipt of each data word, the IS24C256 responds immediately with an ACK on SDA line, and the six lower order data word address bits are internally incremented by one, while the higher order bits of the data word address remain constant. If the Master device should transmit more than 64 words, prior to issuing the Stop condition,theaddresscounterwill“rollover,”andthepreviously written data will be overwritten. Once all 64 bytes are received and the Stop condition has been sent by the Master, the internal programming cycle begins. At this point, all received data is written to the IS24C256 in a single Write cycle. All inputs are disabled until completion of the internal Write cycle. Random Address Read Selective Read operations allow the Master device to select at random any memory location for a Read operation. The Master device first performs a 'dummy' Write operation by sending the Start condition, Slave address and word address of the location it wishes to read. After the IS24C256 acknowledges the word address, the Master device resends the Start condition and the Slave address, this time with the R/ W bit set to one. The IS24C256 then responds with its ACK and sends the data requested. The Master device does not send an ACK but will generate a Stop condition. (Refer to Figure 9. Random Address Read Diagram.) Sequential Read Sequential Reads can be initiated as either a Current Address Read or Random Address Read. After the IS24C256 sends initial byte sequence, the Master device now responds with an ACK indicating it requires additional data from the IS24C256. The IS24C256 continues to output data for each ACK received. The Master device terminates the sequential Read operation by pulling SDA High (no ACK) indicating the last data word to be read, followed by a Stop condition. The data output is sequential, with the data from address n followed by the data from address n+1, ... etc. The address counter increments by one automatically, allowing the entire memory contents to be serially read during sequential Read operation. When the memory address boundary 32767 is reached, the address counter “rolls over” to address 0, and the IS24C256 continues to output data for each ACK received. (Refer to Figure 10. Sequential Read Operation Starting with a Random Address Read Diagram.) Acknowledge (ACK) Polling The disabling of the inputs can be used to take advantage of the typical Write cycle time. Once the Stop condition is issued to indicate the end of the host's Write operation, the IS24C256 initiates the internal Write cycle. ACK polling can be initiated immediately. This involves issuing the Start condition followed by the Slave address for a Write operation. If the IS24C256 is still busy with the Write operation, no ACK will be returned. If the IS24C256 has completed the Write operation, an ACK will be returned and the host can then proceed with the next Read or Write operation. READ OPERATION Read operations are initiated in the same manner as Write operations, except that the (R/ W) bit of the Slave address is set to “1”. There are three Read operation options: current address read, random address read, and sequential read. Current Address Read The IS24C256 contains an internal address counter which maintains the address of the last byte accessed, incremented by one. For example, if the previous operation is either a Read or Write operation addressed to the address location n, the internal address counter would increment to address location n+1. When the IS24C256 receives the Device Addressing Byte with a Read operation (R/ W bit set to “1”), it will respond an ACK and transmit the 8-bit data word stored at address location n+1. The Master should not acknowledge the transfer but should generate a Stop condition so the IS24C256 discontinues transmission. If 'n' is the last byte of the memory, then the data from location '0' will be transmitted. (Refer to Figure 8. Current Address Read Diagram.) |
Similar Part No. - IS24C256-2G |
|
Similar Description - IS24C256-2G |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |