Electronic Components Datasheet Search |
|
A43L3616V-6 Datasheet(PDF) 9 Page - AMIC Technology |
|
A43L3616V-6 Datasheet(HTML) 9 Page - AMIC Technology |
9 / 41 page A43L3616 (February, 2002, Version 3.0) 9 AMIC Technology, Inc. Simplified Truth Table Command CKEn-1 CKEn CS RAS CAS WE DQM BS0 BS1 A10 /AP A9~A0, A11 Notes Register Mode Register Set H X L L L L X OP CODE 1,2 Auto Refresh H 3 Entry H L L L L H X X 3 L H H H 3 Refresh Self Refresh Exit L H H X X X X X 3 Bank Active & Row Addr. H X L L H H X V Row Addr. 4 Auto Precharge Disable L 4 Read & Column Addr. Auto Precharge Enable H X L H L H X V H Column Addr. 4,5 Auto Precharge Disable L 4 Write & Column Addr. Auto Precharge Enable H X L H L L X V H Column Addr. 4,5 Burst Stop H X L H H L X X Bank Selection V L Precharge Both Banks H X L L H L X X H X L H H H Entry H L H X X X X Clock Suspend or Active Power Down Exit L H X X X X X X L H H H Entry H L H X X X X L V V V Precharge Power Down Mode Exit L H H X X X X X DQM H X V X 6 L H H H No Operation Command H X H X X X X X (V = Valid, X = Don’t Care, H = Logic High, L = Logic Low) Note : 1. OP Code: Operand Code A0~A11, BS0, BS1: Program keys. (@MRS) 2. MRS can be issued only when all banks are at precharge state. A new command can be issued after 2 clock cycle of MRS. 3. Auto refresh functions as same as CBR refresh of DRAM. The automatical precharge without Row precharge command is meant by “Auto”. Auto/Self refresh can be issued only when all banks are at precharge state. 4. BS0, BS1 : Bank select address. If both BS1 and BS0 are “Low” at read, write, row active and precharge, bank A is selected. If both BS1 is “Low” and BS0 is “High” at read, write, row active and precharge, bank B is selected. If both BS1 is “High” and BS0 is “Low” at read, write, row active and precharge, bank C is selected. If both BS1 and BS0 are “High” at read, write, row active and precharge, bank D is selected. If A10/AP is “High” at row precharge, BS1 and BS0 is ignored and all banks are selected. 5. During burst read or write with auto precharge, new read/write command cannot be issued. Another bank read/write command can be issued at every burst length. 6. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0) but masks the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2) |
Similar Part No. - A43L3616V-6 |
|
Similar Description - A43L3616V-6 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |