Electronic Components Datasheet Search |
|
HM62256BLSP-7 Datasheet(PDF) 8 Page - Hitachi Semiconductor |
|
HM62256BLSP-7 Datasheet(HTML) 8 Page - Hitachi Semiconductor |
8 / 20 page HM62256B Series 8 Write Cycle HM62256B -5 -7 -8 Parameter Symbol Min Max Min Max Min Max Unit Notes Write cycle time t WC 55 — 70 — 85 — ns Chip selection to end of write t CW 40 — 60 — 75 — ns 5 Address setup time t AS 0— 0— 0 — ns 6 Address valid to end of write t AW 40 — 60 — 75 — ns Write pulse width t WP 35 — 50 — 55 — ns 4, 13 Write recovery time t WR 0— 0— 0 — ns 7 Write to output in high-Z t WHZ 0 20 0 25 0 30 ns 1, 2, 8 Data to write time overlap t DW 25 — 30 — 35 — ns Data hold from write time t DH 0— 0— 0 — ns Output active from end of write t OW 5— 5— 5 — ns 2 Output disable to output in High-Z t OHZ 0 20 0 25 0 30 ns 1, 2, 8 Notes: 1. t CHZ, tOHZ and t WHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels. 2. This parameter is sampled and not 100% tested. 3. Address must be valid prior to or simultaneously with CS going low. 4. A write occurs during the overlap of a low CS and a low WE. A write begins at the latest transition of CS going low or WE going low. A write ends at the earliest transition of CS going high or WE going high. t WP is measured from the beginning of write to the end of write. 5. t CW is measured from CS going low to the end of write. 6. t AS is measured from the address valid to the beginning of write. 7. t WR is measured from the earliest of CS or WE going high to the end of write cycle. 8. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied. 9. If CS goes low simultaneously with WE going low or after WE going low, the outputs remain in the high impedance state. 10. Dout is the same phase of the latest written data in this write cycle. 11. Dout is the read data of next address. 12. If CS is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them. 13. In the write cycle with OE low fixed, t WP must satisfy the following equation to avoid a problem of data bus contention. t WP ≥ tDW min + tWHZ max |
Similar Part No. - HM62256BLSP-7 |
|
Similar Description - HM62256BLSP-7 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |