Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT17LV002-10CI Datasheet(PDF) 8 Page - ATMEL Corporation

Part # AT17LV002-10CI
Description  FPGA Configuration EEPROM Memory
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT17LV002-10CI Datasheet(HTML) 8 Page - ATMEL Corporation

Back Button AT17LV002-10CI Datasheet HTML 4Page - ATMEL Corporation AT17LV002-10CI Datasheet HTML 5Page - ATMEL Corporation AT17LV002-10CI Datasheet HTML 6Page - ATMEL Corporation AT17LV002-10CI Datasheet HTML 7Page - ATMEL Corporation AT17LV002-10CI Datasheet HTML 8Page - ATMEL Corporation AT17LV002-10CI Datasheet HTML 9Page - ATMEL Corporation AT17LV002-10CI Datasheet HTML 10Page - ATMEL Corporation AT17LV002-10CI Datasheet HTML 11Page - ATMEL Corporation AT17LV002-10CI Datasheet HTML 12Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 24 page
background image
8
AT17LV65/128/256/512/010/002/040
2321E–CNFG–06/03
FPGA Master Serial
Mode Summary
The I/O and logic functions of any SRAM-based FPGA are established by a configura-
tion program. The program is loaded either automatically upon power-up, or on
command, depending on the state of the FPGA mode pins. In Master mode, the FPGA
automatically loads the configuration program from an external memory. The AT17LV
Serial Configuration EEPROM has been designed for compatibility with the Master
Serial mode.
This document discusses the Atmel AT40K, AT40KAL and AT94KAL applications as
well as Xilinx applications.
Control of
Configuration
Most connections between the FPGA device and the AT17LV Serial EEPROM are sim-
ple and self-explanatory.
The DATA output of the AT17LV series configurator drives DIN of the FPGA devices.
The master FPGA CCLK output drives the CLK input of the AT17LV series
configurator.
•The CEO output of any AT17LV series configurator drives the CE input of the next
configurator in a cascaded chain of EEPROMs.
SER_EN must be connected to VCC (except during ISP).
•The READY
(1) pin is available as an open-collector indicator of the device’s reset
status; it is driven Low while the device is in its power-on reset cycle and released
(tri-stated) when the cycle is complete.
Note:
1. This pin is not available for the AT17LV65/128/256 devices.
Cascading Serial
Configuration
EEPROMs
For multiple FPGAs configured as a daisy-chain, or for FPGAs requiring larger configu-
ration memories, cascaded configurators provide additional memory.
After the last bit from the first configurator is read, the clock signal to the configurator
asserts its CEO output Low and disables its DATA line driver. The second configurator
recognizes the Low level on its CE input and enables its DATA output.
After configuration is complete, the address counters of all cascaded configurators are
reset if the RESET/OE on each configurator is driven to its active (Low) level.
If the address counters are not to be reset upon completion, then the RESET/OE input
can be tied to its inactive (High) level.
AT17LV Series Reset
Polarity
The AT17LV series configurator allows the user to program the reset polarity as either
RESET/OE or RESET/OE. This feature is supported by industry-standard programmer
algorithms.
Programming Mode
The programming mode is entered by bringing SER_EN Low. In this mode the chip can
be programmed by the Two-Wire serial bus. The programming is done at V
CC supply
only. Programming super voltages are generated inside the chip.
Standby Mode
The AT17LV series configurators enter a low-power standby mode whenever CE is
asserted High. In this mode, the AT17LV65/128/256 configurator consumes less than
50 µA of current at 3.3V (100 µA for the AT17LV512/010 and 200 µA for the
AT17LV002/040). The output remains in a high-impedance state regardless of the state
of the OE input.


Similar Part No. - AT17LV002-10CI

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
AT17LV002-10CI ATMEL-AT17LV002-10CI Datasheet
255Kb / 19P
   FPGA Configuration EEPROM Memory
More results

Similar Description - AT17LV002-10CI

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
AT17LV65A ATMEL-AT17LV65A_14 Datasheet
469Kb / 16P
   FPGA Configuration EEPROM Memory
AT17LV512A-10PU ATMEL-AT17LV512A-10PU Datasheet
338Kb / 18P
   FPGA Configuration EEPROM Memory
AT17LV65A ATMEL-AT17LV65A_06 Datasheet
337Kb / 18P
   FPGA Configuration EEPROM Memory
AT17C002 ATMEL-AT17C002 Datasheet
255Kb / 19P
   FPGA Configuration EEPROM Memory
AT17LV65 ATMEL-AT17LV65_14 Datasheet
676Kb / 23P
   FPGA Configuration EEPROM Memory
AT17LV65 ATMEL-AT17LV65_08 Datasheet
637Kb / 26P
   FPGA Configuration EEPROM Memory
AT17C002A ATMEL-AT17C002A Datasheet
242Kb / 14P
   FPGA Configuration EEPROM Memory
AT17C020 ATMEL-AT17C020 Datasheet
218Kb / 12P
   2-megabit FPGA Configuration EEPROM Memory
AT17C65A-10JC ATMEL-AT17C65A-10JC Datasheet
162Kb / 11P
   FPGA Configuration EEPROM
AT17N256 ATMEL-AT17N256_07 Datasheet
308Kb / 18P
   FPGA Configuration Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com