Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT72V221 Datasheet(PDF) 5 Page - Integrated Device Technology

Part # IDT72V221
Description  3.3 VOLT CMOS SyncFIFO??256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72V221 Datasheet(HTML) 5 Page - Integrated Device Technology

  IDT72V221 Datasheet HTML 1Page - Integrated Device Technology IDT72V221 Datasheet HTML 2Page - Integrated Device Technology IDT72V221 Datasheet HTML 3Page - Integrated Device Technology IDT72V221 Datasheet HTML 4Page - Integrated Device Technology IDT72V221 Datasheet HTML 5Page - Integrated Device Technology IDT72V221 Datasheet HTML 6Page - Integrated Device Technology IDT72V221 Datasheet HTML 7Page - Integrated Device Technology IDT72V221 Datasheet HTML 8Page - Integrated Device Technology IDT72V221 Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 14 page
background image
5
IDT72V201/72V211/72V221/72V231/72V241/72V251 3.3V CMOS SyncFIFO™
256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
LD
WEN1
WCLK
Selection
0
0
Empty Offset (LSB)
Empty Offset (MSB)
Full Offset (LSB)
Full Offset (MSB)
0
1
No Operation
1
0
Write Into FIFO
1
1
No Operation
Figure 2. Write Offset Register
NOTES:
1. For the purposes of this table, WEN2 = VIH.
2. The same selection sequence applies to reading from the registers.
REN1 and REN2
are enabled and read is performed on the LOW-to-HIGH transition of RCLK.
SIGNAL DESCRIPTIONS
INPUTS:
DATA IN (D0 - D8)
Data inputs for 9-bit wide data.
CONTROLS:
RESET (RS)
ResetisaccomplishedwhenevertheReset(
RS)inputistakentoaLOWstate.
During reset, both internal read and write pointers are set to the first location.
A reset is required after power-up before a write operation can take place. The
Full Flag (
FF) and Programmable Almost-Full Flag (PAF) will be reset to HIGH
after tRSF. The Empty Flag (
EF) and Programmable Almost-Empty Flag (PAE)
will be reset to LOW after tRSF. During reset, the output register is initialized to
all zeros and the offset registers are initialized to their default values.
WRITE CLOCK (WCLK)
A write cycle is initiated on the LOW-to-HIGH transition of the Write Clock
(WCLK). DatasetupandholdtimesmustbemetinrespecttotheLOW-to-HIGH
transition of the Write Clock (WCLK). The Full Flag (FF) and Programmable
Almost-Full Flag (PAF) are synchronized with respect to the LOW-to-HIGH
transition of the Write Clock (WCLK).
The Write and Read clocks can be asynchronous or coincident.
WRITE ENABLE 1 (
WEN1)
If the FIFO is configured for programmable flags, Write Enable 1 (
WEN1)
istheonlyenablecontrolpin. Inthisconfiguration,whenWriteEnable1(
WEN1)
is low, data can be loaded into the input register and RAM array on the LOW-
to-HIGHtransitionofeveryWriteClock(WCLK). DataisstoredintheRAMarray
sequentially and independently of any on-going read operation.
Inthisconfiguration,whenWriteEnable1(
WEN1)isHIGH,theinputregister
holdsthepreviousdataandnonewdataisallowedtobeloadedintotheregister.
If the FIFO is configured to have two write enables, which allows for depth
expansion, there are two enable control pins. See Write Enable 2 paragraph
below for operation in this configuration.
To prevent data overflow, the Full Flag (
FF) will go LOW, inhibiting further
write operations. Upon the completion of a valid read cycle, the Full Flag (
FF)
will go HIGH after tWFF, allowing a valid write to begin. Write Enable 1 (
WEN1)
is ignored when the FIFO is full.
READ CLOCK (RCLK)
DatacanbereadontheoutputsontheLOW-to-HIGHtransitionoftheRead
Clock (RCLK). The Empty Flag (
EF) and Programmable Almost-Empty Flag
(
PAE)aresynchronizedwithrespecttotheLOW-to-HIGHtransitionoftheRead
Clock (RCLK).
The Write and Read clocks can be asynchronous or coincident.
READ ENABLES (
REN1, REN2)
When both Read Enables (
REN1, REN2) are LOW, data is read from the
RAM array to the output register on the LOW-to-HIGH transition of the Read
Clock (RCLK).
WheneitherReadEnable(
REN1,REN2)isHIGH,theoutputregisterholds
the previous data and no new data is allowed to be loaded into the register.
When all the data has been read from the FIFO, the Empty Flag (
EF) will go
LOW, inhibiting further read operations. Once a valid write operation has been
accomplished, the Empty Flag (
EF)willgoHIGHaftertREFandavalidreadcan
begin. The Read Enables (
REN1,REN2)areignoredwhentheFIFOisempty.
OUTPUT ENABLE (
OE)
When Output Enable (
OE) is enabled (LOW), the parallel output buffers
receive data from the output register. When Output Enable (
OE) is disabled
(HIGH), the Q output data bus is in a high-impedance state.
WRITE ENABLE 2/LOAD (WEN2/
LD)
This is a dual-purpose pin. The FIFO is configured at Reset to have
programmableflagsortohavetwowriteenables,whichallowsdepthexpansion.
If Write Enable 2/Load (WEN2/
LD) is set high at Reset (RS = LOW), this pin
operates as a second Write Enable pin.
If the FIFO is configured to have two write enables, when Write Enable
(
WEN1) is LOW and Write Enable 2/Load (WEN2/LD) is HIGH, data can be
loaded into the input register and RAM array on the LOW-to-HIGH transition
of every Write Clock (WCLK). Data is stored in the RAM array sequentially and
independently of any on-going read operation.
In this configuration, when Write Enable (
WEN1) is HIGH and/or Write
Enable 2/Load (WEN2/
LD)isLOW,theinputregisterholdsthepreviousdata
and no new data is allowed to be loaded into the register.
To prevent data overflow, the Full Flag (
FF) will go LOW, inhibiting further
write operations. Upon the completion of a valid read cycle, the Full Flag (
FF)
will go HIGH after tWFF, allowing a valid write to begin. Write Enable 1 (
WEN1)
and Write Enable 2/Load (WEN2/
LD) are ignored when the FIFO is full.
TheFIFOisconfiguredtohaveprogrammableflagswhentheWriteEnable
2/Load(WEN2/
LD)issetLOWatReset(RS =LOW). TheIDT72V201/72V211/
72V221/72V231/72V241/72V251 devices contain four 8-bit offset registers
whichcanbeloadedwithdataontheinputs,orreadontheoutputs. SeeFigure
3 for details of the size of the registers and the default values.
If theFIFOisconfiguredtohaveprogrammableflagswhentheWriteEnable
1 (
WEN1)andWriteEnable2/Load(WEN2/LD)aresetlow,dataontheinputs
DiswrittenintotheEmpty(LeastSignificantBit)OffsetregisteronthefirstLOW-
to-HIGHtransitionoftheWriteClock(WCLK). DataiswrittenintotheEmpty(Most
SignificantBit)OffsetregisteronthesecondLOW-to-HIGHtransitionoftheWrite
Clock (WCLK), into the Full (Least Significant Bit) Offset register on the third
transition, and into the Full (Most Significant Bit) Offset register on the fourth
transition. Thefifth transitionofthe WriteClock(WCLK)againwritestotheEmpty
(LeastSignificantBit)Offsetregister.
However,writingalloffsetregistersdoesnothavetooccuratonetime. One
or two offset registers can be written and then by bringing the Write Enable 2/
Load (WEN2/
LD) pin HIGH, the FIFO is returned to normal read/write
operation. WhentheWriteEnable2/Load(WEN2/
LD)pinissetLOW,andWrite
Enable 1 (
WEN1) is LOW, the next offset register in sequence is written.
Thecontentsoftheoffsetregisterscanbereadontheoutputlineswhenthe
Write Enable 2/Load (WEN2/
LD)pinissetlowandbothReadEnables(REN1,
REN2) are set LOW. Data can be read on the LOW-to-HIGH transition of the
Read Clock (RCLK).
A read and write should not be performed simultaneously to the offset
registers.


Similar Part No. - IDT72V221

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V221 IDT-IDT72V221 Datasheet
285Kb / 14P
   3.3 VOLT CMOS SyncFIFO
logo
Renesas Technology Corp
IDT72V221 RENESAS-IDT72V221 Datasheet
349Kb / 15P
   3.3 VOLT CMOS SyncFIFO™
MARCH 2018
More results

Similar Description - IDT72V221

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
IDT72V801 RENESAS-IDT72V801 Datasheet
327Kb / 17P
   3.3 VOLT DUAL CMOS SyncFIFO™ DUAL 256 X 9, DUAL 512 X 9, DUAL 1,024 X 9, DUAL 2,048 X 9, DUAL 4,096 X 9 , DUAL 8,192 X 9
MARCH 2018
logo
Integrated Device Techn...
IDT72V81 IDT-IDT72V81_09 Datasheet
125Kb / 12P
   3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,096 X 9 DUAL 8,192 X 9
IDT7280 IDT-IDT7280 Datasheet
154Kb / 12P
   CMOS DUAL ASYNCHRONOUS FIFO DUAL 256 x 9, DUAL 512 x 9,DUAL 1,024 x 9, DUAL 2,048 x 9,DUAL 4,096 x 9, DUAL 8,192 x 9
7203L25J IDT-7203L25J Datasheet
311Kb / 10P
   CMOS ASYNCHRONOUS FIFO 2,048 x 9, 4,096 x 9 8,192 x 9, 16,384 x 9
IDT72V81 IDT-IDT72V81 Datasheet
98Kb / 11P
   3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,096 X 9
IDT72201 IDT-IDT72201 Datasheet
199Kb / 19P
   CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT7200L IDT-IDT7200L Datasheet
145Kb / 13P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1,024 x 9
logo
List of Unclassifed Man...
IDT7202LA25SOI ETC2-IDT7202LA25SOI Datasheet
313Kb / 14P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
logo
Integrated Device Techn...
IDT7202 IDT-IDT7202 Datasheet
144Kb / 14P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
7201LA20DB IDT-7201LA20DB Datasheet
313Kb / 14P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com