Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT7282L12PAI Datasheet(PDF) 4 Page - Integrated Device Technology

Part # IDT7282L12PAI
Description  CMOS DUAL ASYNCHRONOUS FIFO DUAL 256 x 9, DUAL 512 x 9,DUAL 1,024 x 9, DUAL 2,048 x 9,DUAL 4,096 x 9, DUAL 8,192 x 9
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT7282L12PAI Datasheet(HTML) 4 Page - Integrated Device Technology

  IDT7282L12PAI Datasheet HTML 1Page - Integrated Device Technology IDT7282L12PAI Datasheet HTML 2Page - Integrated Device Technology IDT7282L12PAI Datasheet HTML 3Page - Integrated Device Technology IDT7282L12PAI Datasheet HTML 4Page - Integrated Device Technology IDT7282L12PAI Datasheet HTML 5Page - Integrated Device Technology IDT7282L12PAI Datasheet HTML 6Page - Integrated Device Technology IDT7282L12PAI Datasheet HTML 7Page - Integrated Device Technology IDT7282L12PAI Datasheet HTML 8Page - Integrated Device Technology IDT7282L12PAI Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 12 page
background image
4
COMMERCIALTEMPERATURERANGE
IDT7280/7281/7282/7283/7284/7285 5V ASYNCHRONOUS FIFO
DUAL 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
SIGNAL DESCRIPTIONS
INPUTS:
DATA IN (D0 – D8)
Data inputs for 9-bit wide data.
CONTROLS:
RESET (
RS)
ResetisaccomplishedwhenevertheReset(
RS)inputistakentoaLOWstate.
During reset, both internal read and write pointers are set to the first location.
A reset is required after power up before a write operation can take place.Both
the Read Enable (
R) and Write Enable (W) inputs must be in the HIGH
state during the window shown in Figure 2, (i.e., tRSS before the rising
edge of
RS) and should not change until tRSR after the rising edge of
RS. Half-Full Flag (HF) will be reset to HIGH after Reset (RS).
WRITE ENABLE (
W)
A write cycle is initiated on the falling edge of this input if the Full Flag (
FF)
isnotset.Dataset-upandholdtimesmustbeadheredtowithrespecttotherising
edge of the Write Enable (
W).DataisstoredintheRAMarraysequentiallyand
independently of any on-going read operation.
After half of the memory is filled and at the falling edge of the next write
operation, the Half-Full Flag (
HF)willbesettoLOWandwillremainsetuntilthe
difference between the write pointer and read pointer is less than or equal to
one half of the total memory of the device. The Half-Full Flag (
HF)isthenreset
by the rising edge of the read operation.
To prevent data overflow, the Full Flag (
FF) will go LOW, inhibiting further
write operations. Upon the completion of a valid read operation, the Full Flag
(
FF) will go HIGH after tRFF, allowing a valid write to begin. When the FIFO is
full, the internal write pointer is blocked from
W, so external changes in Wwill
not affect the FIFO when it is full.
READ ENABLE (
R)
A read cycle is initiated on the falling edge of the Read Enable (
R)provided
the Empty Flag (
EF)isnotset.ThedataisaccessedonaFirst-In/First-Outbasis,
independent of any ongoing write operations. After Read Enable (
R) goes
HIGH, the Data Outputs (Q0– Q8) will return to a high impedance condition until
the next Read operation. When all data has been read from the FIFO, the Empty
Flag (
EF) will go LOW, allowing the “final” read cycle but inhibiting further read
operations with the data outputs remaining in a high impedance state. Once a
valid write operation has been accomplished, the Empty Flag (
EF) will go HIGH
after tWEF and a valid Read can then begin. When the FIFO is empty, the internal
read pointer is blocked from
Rso external changes in R will not affect the FIFO
when it is empty.
FIRST LOAD/RETRANSMIT (
FL/RT)
This is a dual-purpose input. In the Depth Expansion Mode, this pin is
groundedtoindicatethatitisthefirstloaded(seeOperatingModes). IntheSingle
Device Mode, this pin acts as the retransmit input. The Single Device Mode is
initiated by grounding the Expansion In (
XI).
ThesedevicescanbemadetoretransmitdatawhentheRetransmitEnable
control(
RT)inputispulsedLOW. Aretransmitoperationwillsettheinternalread
pointer to the first location and will not affect the write pointer. Read Enable (
R)
andWriteEnable(
W)mustbeintheHIGHstateduringretransmit.Thisfeature
is useful when less than 256/512/1,024/2,048/4,096/8,192 writes are per-
formedbetweenresets.TheretransmitfeatureisnotcompatiblewiththeDepth
Expansion Mode and will affect the Half-Full Flag (
HF), depending on the
relative locations of the read and write pointers.
EXPANSION IN (
XI)
This input is a dual-purpose pin. Expansion In (
XI)isgroundedtoindicate
an operation in the single device mode. Expansion In (
XI) is connected to
Expansion Out (
XO) of the previous device in the Depth Expansion or Daisy
Chain Mode.
OUTPUTS:
FULL FLAG (
FF)
The Full Flag (
FF)willgoLOW,inhibitingfurtherwriteoperation,whenthe
write pointer is one location less than the read pointer, indicating that the
deviceisfull.IfthereadpointerisnotmovedafterReset(
RS),theFull-Flag(FF)
will go LOW after 256 writes for IDT7280, 512 writes for the IDT7281, 1,024
writes for the IDT7282, 2,048 writes for the IDT7283, 4,096 writes for the
IDT7284 and 8,192 writes for the IDT7285.
EMPTY FLAG (
EF)
The Empty Flag (
EF)willgoLOW,inhibitingfurtherreadoperations,when
the read pointer is equal to the write pointer, indicating that the device is
empty.
EXPANSION OUT/HALF-FULL FLAG (
XO/HF)
This is a dual-purpose output. In the single device mode, when Expan-
sion In (
XI)isgrounded,thisoutputactsasanindicationofahalf-fullmemory.
After half of the memory is filled and at the falling edge of the next write
operation, the Half-Full Flag (
HF) will be set LOW and will remain set until the
difference between the write pointer and read pointer is less than or equal
toonehalfofthetotalmemoryofthedevice.TheHalf-FullFlag(
HF)isthenreset
by using rising edge of the read operation.
IntheDepthExpansionMode,ExpansionIn(
XI)isconnectedtoExpansion
Out (
XO)ofthepreviousdevice.Thisoutputactsasasignaltothenextdevice
in the Daisy Chain by providing a pulse to the next device when the previous
device reaches the last location of memory.
DATA OUTPUTS (Q0 – Q8)
Data outputs for 9-bit wide data. This data is in a high impedance
condition whenever Read (
R) is in a HIGH state.


Similar Part No. - IDT7282L12PAI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT7282L15PA IDT-IDT7282L15PA Datasheet
142Kb / 12P
   CMOS DUAL ASYNCHRONOUS FIFO DUAL 256 x 9, DUAL 512 x 9, DUAL 1024 x 9
More results

Similar Description - IDT7282L12PAI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V81 IDT-IDT72V81_09 Datasheet
125Kb / 12P
   3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,096 X 9 DUAL 8,192 X 9
IDT72V81 IDT-IDT72V81 Datasheet
98Kb / 11P
   3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,096 X 9
logo
Renesas Technology Corp
IDT72V801 RENESAS-IDT72V801 Datasheet
327Kb / 17P
   3.3 VOLT DUAL CMOS SyncFIFO™ DUAL 256 X 9, DUAL 512 X 9, DUAL 1,024 X 9, DUAL 2,048 X 9, DUAL 4,096 X 9 , DUAL 8,192 X 9
MARCH 2018
logo
Integrated Device Techn...
IDT7280 IDT-IDT7280 Datasheet
142Kb / 12P
   CMOS DUAL ASYNCHRONOUS FIFO DUAL 256 x 9, DUAL 512 x 9, DUAL 1024 x 9
7203L25J IDT-7203L25J Datasheet
311Kb / 10P
   CMOS ASYNCHRONOUS FIFO 2,048 x 9, 4,096 x 9 8,192 x 9, 16,384 x 9
IDT72V201 IDT-IDT72V201 Datasheet
115Kb / 14P
   3.3 VOLT CMOS SyncFIFO??256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
IDT7200L IDT-IDT7200L Datasheet
145Kb / 13P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1,024 x 9
logo
List of Unclassifed Man...
IDT7202LA25SOI ETC2-IDT7202LA25SOI Datasheet
313Kb / 14P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
logo
Integrated Device Techn...
IDT7202 IDT-IDT7202 Datasheet
144Kb / 14P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
7201LA20DB IDT-7201LA20DB Datasheet
313Kb / 14P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com