AGND

To Internal Circuitry

I/O

AGND

To Internal Circuitry

I/O

ADC14DS080

SNAS428B – SEPTEMBER 2007 – REVISED APRIL 2013

www.ti.com

Timing and AC Characteristics

(1) (2)

Units

Symb

Parameter

Conditions

Limits

(Limits)

In Single-Lane Mode

65

Maximum Clock Frequency

MHz (max)

In Dual-Lane Mode

80

In Single-Lane Mode

25

Minimum Clock Frequency

MHz (min)

In Dual-Lane Mode

52.5

Single-Lane Mode

7.5

Conversion Latency

Dual-Lane, Offset Mode

8

Clock Cycles

Dual-Lane, Word Aligned Mode

9

Aperture Delay

0.6

ns

Aperture Jitter

0.1

ps rms

(1)

current is limited per Absolute Maximum Ratings, Note 4. However, errors in the A/D conversion can occur if the input goes above 2.6V

or below GND as described in the Operating Ratings section.

(2)

(3)

specifications are not ensured.

LVDS Electrical Characteristics

(1) (2)

Units

Symbol

Parameter

Conditions

Limits

(Limits)

LVDS DC CHARACTERISTICS

Output Differential Voltage

250

mV (min)

350

(SDO+) - (SDO-)

450

mV (max)

delta

Output Differential Voltage Unbalance

±25

mV (max)

1.125

V (min)

Offset Voltage

1.25

1.375

V (max)

±25

mV (max)

(1)

current is limited per Absolute Maximum Ratings, Note 4. However, errors in the A/D conversion can occur if the input goes above 2.6V

or below GND as described in the Operating Ratings section.

(2)

(3)

specifications are not ensured.

10

Submit Documentation Feedback

Copyright © 2007–2013, Texas Instruments Incorporated

Product Folder Links: ADC14DS080