Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CD74HCT107E Datasheet(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
Part # CD74HCT107E
Description  Dual J-K Flip-Flop with Reset Negative-Edge Trigger
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CD74HCT107E Datasheet(HTML) 4 Page - Texas Instruments

  CD74HCT107E Datasheet HTML 1Page - Texas Instruments CD74HCT107E Datasheet HTML 2Page - Texas Instruments CD74HCT107E Datasheet HTML 3Page - Texas Instruments CD74HCT107E Datasheet HTML 4Page - Texas Instruments CD74HCT107E Datasheet HTML 5Page - Texas Instruments CD74HCT107E Datasheet HTML 6Page - Texas Instruments CD74HCT107E Datasheet HTML 7Page - Texas Instruments CD74HCT107E Datasheet HTML 8Page - Texas Instruments CD74HCT107E Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
4
Quiescent Device
Current
ICC
VCC or
GND
0
6
-
-
4
-
40
-
80
µA
HCT TYPES
High Level Input
Voltage
VIH
-
-
4.5 to
5.5
2-
-
2
-
2
-
V
Low Level Input
Voltage
VIL
-
-
4.5 to
5.5
-
-
0.8
-
0.8
-
0.8
V
High Level Output
Voltage
CMOS Load
VOH
VIH or
VIL
-0.02
4.5
4.4
-
-
4.4
-
4.4
-
V
High Level Output
Voltage
TTL Loads
-4
4.5
3.98
-
-
3.84
-
3.7
-
V
Low Level Output
Voltage CMOS Loads
VOL
VIH or
VIL
0.02
4.5
-
-
0.1
-
0.1
-
0.1
V
Low Level Output
Voltage
TTL Loads
4
4.5
-
-
0.26
-
0.33
-
0.4
V
Input Leakage
Current
II
VCC
and
GND
-
5.5
-
±0.1
-
±1-
±1
µA
Quiescent Device
Current
ICC
VCC or
GND
0
5.5
-
-
4
-
40
-
80
µA
Additional Quiescent
Device Current Per
Input Pin: 1 Unit Load
∆ICC
(Note 2)
VCC
- 2.1
-
4.5 to
5.5
-
100
360
-
450
-
490
µA
NOTE:
2. For dual-supply systems theoretical worst case (VI = 2.4V, VCC = 5.5V) specification is 1.8mA.
DC Electrical Specifications (Continued)
PARAMETER
SYMBOL
TEST
CONDITIONS
VCC (V)
25oC
-40oC TO 85oC
-55oC TO 125oC
UNITS
VI (V)
IO (mA)
MIN
TYP
MAX
MIN
MAX
MIN
MAX
HCT Input Loading Table
INPUT
UNIT LOADS
All
0.3
NOTE: Unit Load is
∆ICC limit specified in DC Electrical Specifica-
tions table, e.g., 360
µA max at 25oC.
Prerequisite For Switching Specifications
PARAMETER
SYMBOL
TEST
CONDITIONS
VCC
(V)
25oC
-40oC TO 85oC
-55oC TO 125oC
UNITS
MIN
TYP
MAX
MIN
MAX
MIN
MAX
HC TYPES
CP Pulse Width
tw
-
2
80
-
-
100
-
120
-
ns
4.5
16
-
-
20
-
24
-
ns
6
14
-
-
17
-
20
-
ns
R Pulse Width
tw
-
2
80
-
-
100
-
120
-
ns
4.5
16
-
-
20
-
24
-
ns
6
14
-
-
17
-
20
-
ns
CD54HC107, CD74HC107, CD74HCT107


Similar Part No. - CD74HCT107E

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
CD74HCT107E TI-CD74HCT107E Datasheet
56Kb / 8P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD74HCT107E TI-CD74HCT107E Datasheet
266Kb / 11P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD74HCT107E TI-CD74HCT107E Datasheet
451Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD74HCT107EE4 TI-CD74HCT107EE4 Datasheet
451Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
More results

Similar Description - CD74HCT107E

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
CD54HC73 TI-CD54HC73_08 Datasheet
452Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC107 TI-CD54HC107_08 Datasheet
451Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC73 TI-CD54HC73 Datasheet
266Kb / 13P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC73 TI-CD54HC73_07 Datasheet
422Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC107 TI-CD54HC107 Datasheet
266Kb / 11P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD74HC107 TI-CD74HC107 Datasheet
56Kb / 8P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD74HC73 TI-CD74HC73 Datasheet
57Kb / 8P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC73 TI-CD54HC73_V01 Datasheet
1,007Kb / 18P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
September 2003
CD74HC112 TI-CD74HC112 Datasheet
55Kb / 8P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112 TI-CD54HC112_08 Datasheet
643Kb / 18P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com