Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CR16MUS5 Datasheet(PDF) 6 Page - Texas Instruments

Part # CR16MUS5
Description  Family of CompactRISC 16-Bit Microcontrollers
Download  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CR16MUS5 Datasheet(HTML) 6 Page - Texas Instruments

Back Button CR16MUS5 Datasheet HTML 2Page - Texas Instruments CR16MUS5 Datasheet HTML 3Page - Texas Instruments CR16MUS5 Datasheet HTML 4Page - Texas Instruments CR16MUS5 Datasheet HTML 5Page - Texas Instruments CR16MUS5 Datasheet HTML 6Page - Texas Instruments CR16MUS5 Datasheet HTML 7Page - Texas Instruments CR16MUS5 Datasheet HTML 8Page - Texas Instruments CR16MUS5 Datasheet HTML 9Page - Texas Instruments CR16MUS5 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 101 page
background image
5
www.national.com
3.0
Device Overview
The family of CompactRISC 16-bit microcontrollers are com-
plete microcomputers with all system timing, interrupt logic,
program memory, data memory, and I/O ports included on-
chip, making it well-suited to a wide range of embedded con-
troller applications.
3.1
CR16B CPU CORE
The device uses the CR16B CPU core module. This is the
same core used in other CompactRISC family members.
The high performance of the CPU core results from the im-
plementation of a pipelined architecture with a two-bytes-per-
cycle pipelined system bus. As a result, the CPU can support
a peak execution rate of one instruction per clock cycle.
Compared with conventional RISC processors, the device
differs in the following ways:
The CPU core uses on-chip rather than external memory.
This eliminates the need for large and complex bus inter-
face units.
Most instructions are 16 bits, so all basic instructions are
just two bytes long. (Additional bytes are sometimes re-
quired for immediate values, so instructions can be two or
four bytes long.)
Non-aligned word access is allowed. Each instruction can
operate on 8-bit or 16-bit.
The device is designed to operate with a clock rate in the
10 to 25 MHz range rather than 100 MHz or more. Most
embedded systems face EMI and noise constraints that
limit clock speed to these lower ranges. A lower clock
speed means a simpler, less costly silicon implementa-
tion.
The instruction pipeline uses three stages. A smaller pipe-
line eliminates the need for costly branch prediction
mechanisms and bypass registers, while maintaining ad-
equate performance for typical embedded controller ap-
plications.
3.2
MEMORY
The CompactRISC architecture supports a uniform linear ad-
dress space of 2 megabytes. The device implementation of
this architecture uses only the lowest 64 kbytes of address
space. Four types of on-chip memory occupy specific inter-
vals within this address space: 48 kbytes of flash program
memory, 1.5 kbytes of ISP memory, 2 kbytes of static RAM,
and 640 bytes of EEPROM data memory.
The 48 kbytes of flash program memory are used to store the
application program. It has security features to prevent unin-
tentional programming and to prevent unauthorized access
to the program code. This memory can be programmed ei-
ther with the device plugged into an EPROM programmer
unit (external programming) or with the device installed in the
application system (in-system programming).
The 2 kbytes of static RAM are used for temporary storage of
data and for the program stack and interrupt stack. Read and
write operations can be byte-wide or word-wide, depending
on the instruction executed by the CPU. Each memory ac-
cess requires one clock cycle; no wait cycles or hold cycles
are required.
The 640 bytes of EEPROM data memory are used for non-
volatile storage of data, such as configuration settings en-
tered by the end-user. The CPU reads or writes this memory
by using ordinary byte-wide or word-wide memory access
commands. After the CPU performs a write to this memory,
the on-chip hardware completes the EEPROM programming
in the background. A register status bit indicates the status of
the EEPROM programming operation.
There is a factory programmed boot memory used to store
In-System-Programming (ISP) code. (this code allows pro-
gramming of the program memory via one of the USART in-
terfaces in the final application.)
For the flash program memory, the device internally gener-
ates the necessary voltages for programming. No additional
power supply is required.
3.3
INPUT/OUTPUT PORTS
Each device has 48 software-configurable I/O pins, orga-
nized into six 8-pin ports called Port B, Port C, Port F, Port G,
Port L, and Port I. Each pin can be configured to operate as
a general-purpose input or general-purpose output. In addi-
tion, many I/O pins can be configured to operate as a desig-
nated input or output for an on-chip peripheral module such
as the USART, timer, A/D converter, or MICROWIRE/SPI in-
terface.
The I/O pin characteristics are fully programmable. Each pin
can be configured to operate as a TRI-STATE output, push-
pull output, weak pull-up input, or high-impedance input. In-
put pins can be software-configured to use Schmitt triggers
for noise resistance.
Each 44-pin device has a subset of the pins available in the
80-pin device. This results in the loss of some features that
are available in the larger-package device:
One of the two USARTs or one of the two multi-function
timers (depending on package selection)
Synchronous mode in the remaining USART(s)
Slave mode operation for the MICROWIRE/SPI interface
Separate external VREF for the A/D converter
Comparators
Four of the eight Multi-Input Wakeup pins
NMI interrupt input pin
3.4
BUS INTERFACE UNIT
The Bus Interface Unit (BIU) controls the interface between
the on-chip modules to the internal core bus. It determines
the configured parameters for bus access (such as the num-
ber of wait states for memory access) and issues the appro-
priate bus signals for each requested access.
The BIU uses a set of control registers to determine how
many wait states and hold states are to be used when ac-
cessing EEPROM memory. Upon start-up of the device,
these registers must be programmed with appropriate values
so that the minimum allowable number states is used. This
number varies with the clock frequency and the type of on-
chip device being accessed.
CR16MNS5, CR16MFS5, and CR16MPS5 are Obsolete Devices


Similar Part No. - CR16MUS5

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
CR16MUS5 NSC-CR16MUS5 Datasheet
449Kb / 99P
   Family of CompactRISC 16-Bit Microcontrollers
CR16MUS544VC NSC-CR16MUS544VC Datasheet
449Kb / 99P
   Family of CompactRISC 16-Bit Microcontrollers
More results

Similar Description - CR16MUS5

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
CR16MES5 NSC-CR16MES5 Datasheet
449Kb / 99P
   Family of CompactRISC 16-Bit Microcontrollers
CR16HCS5 NSC-CR16HCS5 Datasheet
722Kb / 156P
   Family of 16-bit CAN-enabled CompactRISC Microcontrollers
logo
Siemens Semiconductor G...
C165 SIEMENS-C165 Datasheet
720Kb / 49P
   C16x-Family of High-Performance CMOS 16-Bit Microcontrollers
SAB80C166W SIEMENS-SAB80C166W Datasheet
878Kb / 67P
   C16x-Family of High-Performance CMOS 16-Bit Microcontrollers
M166 SIEMENS-M166 Datasheet
373Kb / 127P
   C16x Family of Siemens 16-Bit CMOS Single-Chip Microcontrollers
logo
Samsung semiconductor
S3C9404 SAMSUNG-S3C9404 Datasheet
245Kb / 32P
   SAM87Ri family of 8-bit single-chip CMOS microcontrollers
S3C9442 SAMSUNG-S3C9442 Datasheet
177Kb / 26P
   SAM88RCRI family of 8-bit single-chip CMOS microcontrollers
S3C9614 SAMSUNG-S3C9614 Datasheet
178Kb / 27P
   SAM87RI family of 8-bit single-chip CMOS microcontrollers
S3C9424 SAMSUNG-S3C9424 Datasheet
197Kb / 26P
   SAM87Ri family of 8-bit single-chip CMOS microcontrollers
S3C8847 SAMSUNG-S3C8847 Datasheet
150Kb / 20P
   SAM87 family of 8-bit single-chip CMOS microcontrollers
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com