Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

BQ4845YS-A4G4 Datasheet(PDF) 5 Page - Texas Instruments

Part # BQ4845YS-A4G4
Description  Parallel RTC With CPU Supervisor
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

BQ4845YS-A4G4 Datasheet(HTML) 5 Page - Texas Instruments

  BQ4845YS-A4G4 Datasheet HTML 1Page - Texas Instruments BQ4845YS-A4G4 Datasheet HTML 2Page - Texas Instruments BQ4845YS-A4G4 Datasheet HTML 3Page - Texas Instruments BQ4845YS-A4G4 Datasheet HTML 4Page - Texas Instruments BQ4845YS-A4G4 Datasheet HTML 5Page - Texas Instruments BQ4845YS-A4G4 Datasheet HTML 6Page - Texas Instruments BQ4845YS-A4G4 Datasheet HTML 7Page - Texas Instruments BQ4845YS-A4G4 Datasheet HTML 8Page - Texas Instruments BQ4845YS-A4G4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 24 page
background image
the data lines are driven to an indeterminate state until
tAA. If the address inputs are changed while CS and OE
remain low, output data remains valid for tOH (output
data hold time), but goes indeterminate until the next
address access.
Write Mode
The bq4845 is in write mode whenever WE and CS are
active.
The start of a write is referenced from the
latter-occurring falling edge of WE or CS. A write is ter-
minated by the earlier rising edge of WE or CS. The ad-
dresses must be held valid throughout the cycle. CS or
WE must return high for a minimum of tWR2 from CS or
tWR1 from WE prior to the initiation of another read or
write cycle.
Data-in must be valid tDW prior to the end of write and
remain valid for tDH1 or tDH2 afterward. OE should be
kept high during write cycles to avoid bus contention; al-
though, if the output bus has been activated by a low on
CS and OE, a low on WE disables the outputs tWZ after
WE falls.
Reading the Clock
Once every second, the user-accessible clock/calendar lo-
cations are updated simultaneously from the internal
real time counters. To prevent reading data in transi-
tion, updates to the bq4845 clock registers should be
halted. Updating is halted by setting the update trans-
fer inhibit (UTI) bit D3 of the control register E. As long
as the UTI bit is 1, updates to user-accessible clock loca-
tions are inhibited. Once the frozen clock information is
retrieved by reading the appropriate clock memory loca-
tions, the UTI bit should be reset to 0 in order to allow
updates to occur from the internal counters. Because
the internal counters are not halted by setting the UTI
bit, reading the clock locations has no effect on clock ac-
curacy. Once the UTI bit is reset to 0, the internal regis-
ters update within one second the user-accessible regis-
ters with the correct time. A halt command issued dur-
ing a clock update allows the update to occur before
freezing the data.
Setting the Clock
The UTI bit must also be used to set the bq4845 clock.
Once set, the locations can be written with the desired
information in BCD format. Resetting the UTI bit to 0
causes the written values to be transferred to the inter-
nal clock counters and allows updates to the user-
accessible registers to resume within one second.
Stopping and Starting the Clock Oscillator
The bq4845 clock can be programmed to turn off when
the part goes into battery back-up mode by setting
STOP to 0 prior to power down. If the board using the
bq4845 is to spend a significant period of time in stor-
age, the STOP bit can be used to preserve some battery
capacity. STOP set to 1 keeps the clock running when
VCC drops below VSO. With VCC greater than VSO, the
bq4845 clock runs regardless of the state of STOP.
Power-Down/Power-Up Cycle
The bq4845 continuously monitors VCC for out-of-
tolerance. During a power failure, when VCC falls below
VPFD, the bq4845 write-protects the clock and storage
registers.
When VCC is below VBC (3V typical), the
power source is switched to BC.
RTC operation and
storage data are sustained by a valid backup energy
source.
When VCC is above VBC, the power source is
VCC. Write-protection continues for tCSR time after VCC
rises above VPFD.
An external CMOS static RAM is battery-backed using
the VOUT and chip enable output pins from the bq4845.
As the voltage input VCC slews down during a power
failure, the chip enable output, CEOUT, is forced inactive
independent of the chip enable input CEIN.
5
Bits
Description
24/12
24- or 12-hour representation
ABE
Alarm interrupt enable in
battery-backup mode
AF
Alarm interrupt flag
AIE
Alarm interrupt enable
ALM0–ALM1
Alarm mask bits
BVF
Battery-valid flag
DSE
Daylight savings time enable
PF
Periodic interrupt flag
PIE
Periodic interrupt enable
PM/AM
PM or AM indication
PWRF
Power-fail interrupt flag
PWRIE
Power-fail interrupt enable
RS0–RS3
Periodic interrupt rate
STOP
Oscillator stop and start
UTI
Update transfer inhibit
WD0 - WD2
Watchdog time-out rate
Table 2. Clock and Control Register Bits
Aug. 1995
bq4845/bq4845Y


Similar Part No. - BQ4845YS-A4G4

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
BQ4845YS-A4 TI-BQ4845YS-A4 Datasheet
1Mb / 22P
[Old version datasheet]   Parallel RTC With CPU Supervisor
BQ4845YS-A4N TI-BQ4845YS-A4N Datasheet
1Mb / 22P
[Old version datasheet]   Parallel RTC With CPU Supervisor
BQ4845YS-A4NG4 TI-BQ4845YS-A4NG4 Datasheet
1Mb / 22P
[Old version datasheet]   Parallel RTC With CPU Supervisor
BQ4845YS-A4NT TI-BQ4845YS-A4NT Datasheet
1Mb / 22P
[Old version datasheet]   Parallel RTC With CPU Supervisor
BQ4845YS-A4NTR TI-BQ4845YS-A4NTR Datasheet
1Mb / 22P
[Old version datasheet]   Parallel RTC With CPU Supervisor
More results

Similar Description - BQ4845YS-A4G4

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
BQ4845 TI-BQ4845 Datasheet
1Mb / 22P
[Old version datasheet]   Parallel RTC With CPU Supervisor
BQ4847 TI-BQ4847_07 Datasheet
247Kb / 6P
[Old version datasheet]   RTC Module With CPU Supervisor
BQ4847 TI-BQ4847 Datasheet
224Kb / 5P
[Old version datasheet]   RTC Module With CPU Supervisor
BQ4802YDWRG4 TI1-BQ4802YDWRG4 Datasheet
920Kb / 26P
[Old version datasheet]   PARALLEL REAL-TIME CLOCK WITH CPU SUPERVISOR
logo
Intersil Corporation
X1227 INTERSIL-X1227_06 Datasheet
405Kb / 28P
   2-Wire??RTC Real TimeClock/Calendar/ CPU Supervisor with EEPROM
logo
Renesas Technology Corp
X1227 RENESAS-X1227 Datasheet
1Mb / 28P
   2-Wire??RTC Real TimeClock/Calendar/CPU Supervisor with EEPROM
logo
Intersil Corporation
X1227 INTERSIL-X1227 Datasheet
422Kb / 28P
   2-Wire RTC Real TimeClock/Calendar/CPU Supervisor with EEPROM
X1288 INTERSIL-X1288 Datasheet
428Kb / 27P
   2-Wire??RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM
logo
Xicor Inc.
X1288 XICOR-X1288 Datasheet
560Kb / 31P
   2-Wire RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM
logo
Renesas Technology Corp
X1288 RENESAS-X1288 Datasheet
1Mb / 27P
   2-Wire??RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com