Electronic Components Datasheet Search |
|
BUF16821AIPWPRQ1 Datasheet(PDF) 10 Page - Texas Instruments |
|
|
BUF16821AIPWPRQ1 Datasheet(HTML) 10 Page - Texas Instruments |
10 / 38 page Analog (9 V to 20 V) Digital (2.0 V to 5.5 V) BKSEL A0 SCL SDA VCOM2 VCOM1 Control IF OUT15 OUT16 Device OUT1 OUT2 1 BUF16821-Q1 SBOS712 – MAY 2014 www.ti.com 7 Detailed Description 7.1 Overview The BUF16821-Q1 programmable voltage reference allows fast and easy adjustment of 16 programmable gamma reference outputs and two VCOM outputs, each with 10-bit resolution. The device is programmed through a high-speed, I2C interface. The final gamma and VCOM values can be stored in the onboard, nonvolatile memory. To allow for programming errors or liquid crystal display (LCD) panel rework, the device supports up to 16 write operations to the onboard memory. The device has two separate memory banks, allowing simultaneous storage of two different gamma curves to facilitate dynamic switching between gamma curves. Figure 19 illustrates a typical configuration of the device. 7.2 Functional Block Diagram 7.3 Feature Description 7.3.1 Two-Wire Bus Overview The device communicates over an industry-standard, two-wire interface to receive data in slave mode. This standard uses a two-wire, open-drain interface that supports multiple devices on a single bus. Bus lines are driven to a logic low level only. The device that initiates the communication is called a master, and the devices controlled by the master are slaves. The master generates the serial clock on the clock signal line (SCL), controls the bus access, and generates the start and stop conditions. To address a specific device, the master initiates a start condition by pulling the data signal line (SDA) from a high to a low logic level while SCL is high. All slaves on the bus shift in the slave address byte on the SCL rising edge, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an acknowledge and pulling SDA low. Data transfer is then initiated and eight bits of data are sent, followed by an acknowledge bit. During data transfer, SDA must remain stable while SCL is high. Any change in SDA while SCL is high is interpreted as a start or stop condition. 10 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: BUF16821-Q1 |
Similar Part No. - BUF16821AIPWPRQ1 |
|
Similar Description - BUF16821AIPWPRQ1 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |