NS32490D datasheet(3/58 Pages) TI1

Part #	NS32490D

Description	NIC Network Interface Controller

Download	58 Pages

Scroll/Zoom	100%

Manufacturer	TI1 [Texas Instruments]

Direct Link	http://www.ti.com

Logo

3 / 58 page

20 Block Diagram

TLF8582 – 2

FIGURE 1

30 Functional Description

(Refer to

Figure 1 )

RECEIVE DESERIALIZER

The Receive Deserializer is activated when the input signal

Carrier Sense is asserted to allow incoming bits to be shift-

ed into the shift register by the receive clock The serial

receive data is also routed to the CRC generatorchecker

The Receive Deserializer includes a synch detector which

detects the SFD (Start of Frame Delimiter) to establish

where byte boundaries within the serial bit stream are locat-

ed After every eight receive clocks the byte wide data is

transferred to the 16-byte FIFO and the Receive Byte Count

is incremented

The first six bytes after the SFD are

checked for valid comparison by the Address Recognition

Logic If the Address Recognition Logic does not recognize

the packet the FIFO is cleared

CRC GENERATORCHECKER

During transmission the CRC logic generates a local CRC

field for the transmitted bit sequence The CRC encodes all

fields after the synch byte The CRC is shifted out MSB first

following the last transmit byte During reception the CRC

logic generates a CRC field from the incoming packet This

local CRC is serially compared to the incoming CRC ap-

pended to the end of the packet by the transmitting node If

the local and received CRC match a specific pattern will be

generated and decoded to indicate no data errors Trans-

mission errors result in a different pattern and are detected

resulting in rejection of a packet

TRANSMIT SERIALIZER

The Transmit Serializer reads parallel data from the FIFO

and serializes it for transmission The serializer is clocked by

the transmit clock generated by the Serial Network Interface

(DP8391) The serial data is also shifted into the CRC gen-

eratorchecker At the beginning of each transmission the

Preamble and Synch Generator append 62 bits of 10 pre-

amble and a 11 synch pattern After the last data byte of

the packet has been serialized the 32-bit FCS field is shifted

directly out of the CRC generator In the event of a collision

the Preamble and Synch generator is used to generate a

32-bit JAM pattern of all 1’s

ADDRESS RECOGNITION LOGIC

The address recognition logic compares the Destination Ad-

dress Field (first 6 bytes of the received packet) to the Phys-

ical address registers stored in the Address Register Array

If any one of the six bytes does not match the pre-pro-

grammed physical address the Protocol Control Logic re-

jects the packet All multicast destination addresses are fil-

tered using a hashing technique (See register description)

If the multicast address indexes a bit that has been set in

the filter bit array of the Multicast Address Register Array

the packet is accepted otherwise it is rejected by the Proto-

col Control Logic Each destination address is also checked

for all 1’s which is the reserved broadcast address

FIFO AND FIFO CONTROL LOGIC

The NIC features a 16-byte FIFO During transmission the

DMA writes data into the FIFO and the Transmit Serializer

reads data from the FIFO and transmits it During reception

the Receive Deserializer writes data into the FIFO and the

DMA reads data from the FIFO The FIFO control logic is

used to count the number of bytes in the FIFO so that after

a preset level the DMA can begin a bus access and write

read data tofrom the FIFO before a FIFO underflowover-

flow occurs

2

Similar Part No. - NS32490D

Manufacturer	Part #	Datasheet	Description
National Semiconductor ...	NS32491	175Kb / 10P	Serial Network Interface
National Semiconductor ...	NS32492B	171Kb / 10P	Coaxial Transceiver Interface

More results

Similar Description - NS32490D

Manufacturer	Part #	Datasheet	Description
National Semiconductor ...	DP8390D	689Kb / 56P	NIC Network Interface Controller
Integrated Device Techn...	IDT77904C	26Kb / 4P	NICStAR??Reference Design 155Mbps Network Interface Card (NIC)
Integrated Device Techn...	IDT77914	26Kb / 4P	NICStAR??Reference Design 155Mbps Network Interface Card NIC
National Semiconductor ...	DP83901A	705Kb / 62P	Serial Network Interface Controller
Xilinx, Inc	DS543	442Kb / 24P	MOST Network Interface Controller v1.4
Integrated Device Techn...	IDT77916	20Kb / 2P	NICStAR Reference Design 25Mbps ATM Network Interface Card NIC with PCI interface and UTP3
Infineon Technologies A...	PEB20321	4Mb / 366P	Multichannel Network Interface Controller for HDLC Version 2.2 Feb. 2001
Infineon Technologies A...	PEB20256	2Mb / 216P	Multichannel Network Interface Controller for HDLC/PPP DS2, April 2001
National Semiconductor ...	DP83916	1Mb / 96P	SONICTM-16 Systems-Oriented Network Interface Controller
National Semiconductor ...	DP83932C-20	1Mb / 98P	MHz SONICTM Systems-Oriented Network Interface Controller

More results

NS32490D Datasheet(PDF) 3 Page - Texas Instruments

NS32490D Datasheet(HTML) 3 Page - Texas Instruments

Similar Part No. - NS32490D

Similar Description - NS32490D

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL