Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT49LH004-33TC Datasheet(PDF) 11 Page - ATMEL Corporation

Part # AT49LH004-33TC
Description  4-megabit Firmware Hub and Low-Pin Count Flash Memory
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT49LH004-33TC Datasheet(HTML) 11 Page - ATMEL Corporation

Back Button AT49LH004-33TC Datasheet HTML 7Page - ATMEL Corporation AT49LH004-33TC Datasheet HTML 8Page - ATMEL Corporation AT49LH004-33TC Datasheet HTML 9Page - ATMEL Corporation AT49LH004-33TC Datasheet HTML 10Page - ATMEL Corporation AT49LH004-33TC Datasheet HTML 11Page - ATMEL Corporation AT49LH004-33TC Datasheet HTML 12Page - ATMEL Corporation AT49LH004-33TC Datasheet HTML 13Page - ATMEL Corporation AT49LH004-33TC Datasheet HTML 14Page - ATMEL Corporation AT49LH004-33TC Datasheet HTML 15Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 36 page
background image
11
AT49LH004
3383B–FLASH–9/03
LPC Memory
Cycles
A valid LPC memory cycle begins with the host driving the FWH4/LFRAME signal low for one
or more clock cycles. While the FWH4/LFRAME signal is low, a valid START value of 0000b
must be driven on the FWH/LAD[3:0] pins. Following the START field, a CYCTYPE + DIR
(Cycle Type and Direction) field must be sent to the device to indicate the type of cycle (e.g.,
memory access, I/O access, etc.) and the direction (read or write) of the transfer. After the
CYCTYPE + DIR field has been sent, the 8-clock MADDR (Memory Address) field must be
sent to the device to provide the 32-bit starting address location of where to begin reading or
writing in the memory.
Figure 4. LPC Memory Cycle Initiation and Addressing
START FIELD: This 1-clock field indicates the start of a cycle. It is valid on the last clock that
FWH4/LFRAME is sampled low. The start field that is used for an LPC cycle is 0000b. If the
start field that is sampled is not 0000b, then the cycle attempted is not an LPC memory cycle.
It may be a valid FWH memory cycle that the device will attempt to decode.
CYCTYPE + DIR (CYCLE TYPE AND DIRECTION) FIELD: This 1-clock field is used to indi-
cate the type of cycle and the direction of the transfer to be performed. Of the four bits placed
on the FWH/LAD[3:0] pins, bits[3:2] must be 01b to indicate that the transfer will be a memory
cycle. Values other than 01b, which may be used to specify an I/O cycle or a DMA cycle for
other components in the system, will cause the device to enter standby mode when the
FWH4/LFRAME pin is brought high and no internal operation is in progress. The
FWH/LAD[3:0] pins will also be placed in a high-impedance state.
Bit[1] is used to determine the direction of the transfer. 0 is used to indicate a read, and 1 is
used to indicate a write. Bit[0] is ignored and reserved for future use. Table 6 details the two
valid CYCTYPE + DIR fields that the device will respond to.
MADDR (MEMORY ADDRESS) FIELD: This is an 8-clock field that is used to provide a 32-bit
(A31 - A0) memory address. The 32 address bits allow for the provisioning to access up to
4 GB of memory space.
The AT49LH004 only decodes the last six MADDR nibbles (A23 - A0) and ignores address
bits A31 - A24. Address bit A23 is used to determine whether reads or writes to the device will
be directed to the memory array (A23 = 1) or to the register space (A23 = 0).
Unlike FWH memory cycles, LPC cycles do not use an IDSEL field to determine which LPC
device in the system is being selected. Instead, the strapping values on the ID[3:0] pins are
compared against address bits A22 - A19 in the MADDR field. For the actual comparison, the
strapped values are internally inverted. For example, if ID3 was strapped to GND, a logical
value of 1 would be compared against address bit A22. If the inverted states of the ID[3:0] pins
match with address bits A22 - A19, then the device will continue to decode the rest of cycle
(see LPC Multiple Device Selection for mode details).
Addresses are transferred to the device with the most significant nibble first.
Table 6. Valid CYCTYPE + DIR Values
FWH/LAD[3:0]
Cycle Type
010xb
LPC Memory Read
011xb
LPC Memory Write
CLK
FWH4/LFRAME
FWH/LAD[3:0]
START
MADDR
MADDR
MADDR
MADDR
MADDR
MADDR
MADDR
MADDR
CYCTYPE
+ DIR


Similar Part No. - AT49LH004-33TC

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
AT49LH002 ATMEL-AT49LH002 Datasheet
354Kb / 36P
   2-megabit Firmware Hub and Low-Pin Count Flash Memory
AT49LH002-33JC ATMEL-AT49LH002-33JC Datasheet
354Kb / 36P
   2-megabit Firmware Hub and Low-Pin Count Flash Memory
AT49LH002-33TC ATMEL-AT49LH002-33TC Datasheet
354Kb / 36P
   2-megabit Firmware Hub and Low-Pin Count Flash Memory
AT49LH00B4 ATMEL-AT49LH00B4 Datasheet
322Kb / 36P
   4-megabit Top Boot, Bottom Partitioned Firmware Hub and Low-Pin Count Flash Memory
AT49LH00B4-33JC ATMEL-AT49LH00B4-33JC Datasheet
322Kb / 36P
   4-megabit Top Boot, Bottom Partitioned Firmware Hub and Low-Pin Count Flash Memory
More results

Similar Description - AT49LH004-33TC

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
AT49LH002 ATMEL-AT49LH002 Datasheet
354Kb / 36P
   2-megabit Firmware Hub and Low-Pin Count Flash Memory
AT49LH00B4 ATMEL-AT49LH00B4 Datasheet
322Kb / 36P
   4-megabit Top Boot, Bottom Partitioned Firmware Hub and Low-Pin Count Flash Memory
AT49LW040 ATMEL-AT49LW040 Datasheet
465Kb / 34P
   8-megabit and 4-megabit Firmware Hub Flash Memory
AT49LL080 ATMEL-AT49LL080 Datasheet
224Kb / 31P
   8-megabit Low-pin Count Flash Memory
logo
AMIC Technology
A49LF004 AMICC-A49LF004 Datasheet
595Kb / 10P
   4 Mbit CMOS 3.3Volt-only Firmware Hub Flash Memory
logo
STMicroelectronics
M50FLW040A STMICROELECTRONICS-M50FLW040A Datasheet
857Kb / 52P
   4 Mbit (5 x 64KByte Blocks 3 x 16 x 4KByte Sectors) 3V Supply Firmware Hub / Low Pin Count Flash Memory
logo
AMIC Technology
A49FL004 AMICC-A49FL004 Datasheet
713Kb / 36P
   4 Mbit CMOS 3.3Volt-only Firmware Hub/LPC Flash Memory
logo
Integrated Silicon Solu...
IS49FL004T ISSI-IS49FL004T Datasheet
1Mb / 45P
   4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory
logo
AMIC Technology
A49LF040 AMICC-A49LF040 Datasheet
570Kb / 31P
   4 Mbit CMOS 3.3Volt-only Low Pin Count Flash Memory
A49LF040A AMICC-A49LF040A Datasheet
607Kb / 32P
   4 Mbit CMOS 3.3Volt-only Low Pin Count Flash Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com