 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SN65HVD34-EP Datasheet(PDF) 10 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
SN65HVD34-EP Datasheet(HTML) 10 Page - Texas Instruments |
|
|
10 / 37 page  SN65HVD30-EP, SN65HVD31-EP, SN65HVD32-EP SN65HVD33-EP, SN65HVD34-EP, SN65HVD35-EP SGLS367E – SEPTEMBER 2006 – REVISED SEPTEMBER 2015 www.ti.com 7.8 Switching Characteristics: Receiver over operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT 'HVD30, 'HVD33 26 60 Propagation delay time, tPLH ns 'HVD31, 'HVD32, 'HVD34, 47 70 low- to high-level output 'HVD35 'HVD30, 'HVD33 29 60 Propagation delay time, tPLH ns 'HVD31, 'HVD32, 'HVD34, 49 70 high- to low-level output 'HVD35 VID = –1.5 V to 1.5 V, 'HVD30, 'HVD33 CL = 15 pF, See Figure 18 12 tsk(p) Pulse skew (|tPHL – tPLH|) ns 'HVD31, 'HVD34, 'HVD32, 10 'HVD35 'HVD30 10 tr Output signal rise time ns 'HVD33 18 tf Output signal fall time 12.5 ns tPHZ Output disable time from high level 20 ns DE at 3 V tPZH1 Output enable time to high level 20 ns CL = 15 pF, Propagation delay time, 'HVD30 4000 See Figure 19 tPZH2 standby to high-level DE at 0 V ns 'HVD33 5000 output tPLZ Output disable time from low level 20 ns DE at 3 V tPZL1 Output enable time to low level 20 ns CL = 15 pF, Propagation delay time, 'HVD30 DE at 0 V 4000 ns See Figure 20 tPZL2 standby to low-level 'HVD33 5000 ns output 7.9 Receiver Equalization Characteristics over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS DEVICE MIN TYP(1) MAX UNIT 100 m 'HVD33(2) PREVIEW 25 Mbps 150 m 'HVD33(2) PREVIEW 200 m 'HVD33(2) PREVIEW 200 m 'HVD33(2) PREVIEW Pseudo-random NRZ code 10 Mbps 250 m 'HVD33(2) PREVIEW Peak-to-peak tj(pp) with a bit pattern length of ns eye-pattern jitter 300 m 'HVD33(2) PREVIEW 216 – 1, Belden 3105A cable 5 Mbps 500 m 'HVD34(2) PREVIEW 'HVD33(2) PREVIEW 3 Mbps 500 m 'HVD34(2) PREVIEW 1 Mbps 1000 m 'HVD34(2) PREVIEW (1) All typical values are at VCC = 5 V and temperature = 25°C. (2) The SN65HVD33-EP and the SN65HVD34-EP do not have receiver equalization, but are specified for comparison. 7.10 Dissipation Ratings PARAM DEVICE TEST CONDITIONS MIN MAX UNIT ETER 'HVD30 (25 Mbps) 197 RL = 60 Ω, CL = 50 pF, 'HVD31 (5 Mbps) 213 mW Input to D a 50% duty cycle square wave at indicated signaling rate, TA = 85°C 'HVD32 (1 Mbps) 193 PD 'HVD33 (25 Mbps) 197 RL = 60 Ω, CL = 50 pF, DE at VCC, RE at 0 V, 'HVD34 (5 Mbps) 193 mW Input to D a 50% duty cycle square wave at indicated signaling rate, TA = 85°C 'HVD35 (1 Mbps) 248 10 Submit Documentation Feedback Copyright © 2006–2015, Texas Instruments Incorporated Product Folder Links: SN65HVD30-EP SN65HVD31-EP SN65HVD32-EP SN65HVD33-EP SN65HVD34-EP SN65HVD35-EP |
Similar Part No. - SN65HVD34-EP |
|
Similar Description - SN65HVD34-EP |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
