Unused Input

Input

Output

Output

Input

Unused Input

Frequency - MHz

-20

0

20

40

60

80

-2

0

2

4

6

8

10

D003

Icc 1.8V

Icc 2.5V

Icc 3.3V

Icc 5V

SN74LVC1G00

www.ti.com

SCES212AB – APRIL 1999 – REVISED APRIL 2014

Typical Application (continued)

10.2.3 Application Curves

Figure 5. Icc vs Frequency

11 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in the

Recommended Operating Conditions table.

Each Vcc pin should have a good bypass capacitor to prevent power disturbance. For devices with a single

supply a 0.1-

μF capacitor is recommended and if there are multiple Vcc pins then a 0.01-μF or 0.022-μF

capacitor is recommended for each power pin. It is ok to parallel multiple bypass caps to reject different

frequencies of noise. 0.1-

μF and 1-μF capacitors are commonly used in parallel. The bypass capacitor should be

installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions

of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only

3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages

at the outside connections result in undefined operational states. Specified below are the rules that must be

observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low

bias to prevent them from floating. The logic level that should be applied to any particular unused input depends

on the function of the device. Generally they will be tied to Gnd or Vcc whichever make more sense or is more

convenient.

12.2 Layout Example

Copyright © 1999–2014, Texas Instruments Incorporated

Submit Documentation Feedback

11

Product Folder Links: SN74LVC1G00