Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SN74LVC112APW Datasheet(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
Part # SN74LVC112APW
Description  SN74LVC112A Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

SN74LVC112APW Datasheet(HTML) 7 Page - Texas Instruments

Back Button SN74LVC112APW Datasheet HTML 3Page - Texas Instruments SN74LVC112APW Datasheet HTML 4Page - Texas Instruments SN74LVC112APW Datasheet HTML 5Page - Texas Instruments SN74LVC112APW Datasheet HTML 6Page - Texas Instruments SN74LVC112APW Datasheet HTML 7Page - Texas Instruments SN74LVC112APW Datasheet HTML 8Page - Texas Instruments SN74LVC112APW Datasheet HTML 9Page - Texas Instruments SN74LVC112APW Datasheet HTML 10Page - Texas Instruments SN74LVC112APW Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 24 page
background image
Temperature (GC)
-100
-50
0
50
100
150
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
D001
TPD in ns
VCC
0
1
2
3
4
0
1
2
3
4
5
6
D002
TPD in ns
SN74LVC112A
www.ti.com
SCAS289M – JANUARY 1993 – REVISED DECEMBER 2014
7.8 Switching Characteristics, –40°C to 85°C
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
VCC = 1.8 V
VCC = 2.5 V
VCC = 2.7 V
VCC = 3.3 V ± 0.3 V
FROM
TO
± 0.15 V
± 0.2 V
PARAMETER
UNIT
(INPUT)
(OUTPUT)
MIN
MAX
MIN
MAX
MIN
MAX
MIN
TYP
MAX
fmax
150
150
150
150
MHz
CLR or PRE
5.9
4.1
5.5
1
3.4
4.8
tpd
Q or Q
ns
CLK
5.6
4
7.1
1
3.5
5.9
7.9 Switching Characteristics, –40°C to 125°C
over operating free-air temperature range (unless otherwise noted)
VCC = 1.8 V
VCC = 2.5 V
VCC = 2.7 V
VCC = 3.3 V ± 0.3 V
FROM
TO
± 0.15 V
± 0.2 V
PARAMETER
UNIT
(INPUT)
(OUTPUT)
MIN
MAX
MIN
MAX
MIN
MAX
MIN
TYP
MAX
fmax
120
150
150
150
MHz
CLR or PRE
6.2
4
6
1
3.4
5.3
tpd
Q or Q
ns
CLK
6.2
4.1
7.6
1
3.5
6.4
7.10 Operating Characteristics
TA = 25°C
VCC = 1.8 V
VCC = 2.5 V
VCC = 3.3 V
PARAMETER
TEST CONDITIONS
UNIT
TYP
TYP
TYP
Cpd
Power dissipation capacitance
f = 10 MHz
See(1)
See(1)
24
pF
(1)
This information was not available at the time of publication.
7.11 Typical Characteristics
Figure 1. TPD vs Temperature
Figure 2. TPD vs VCC at 25°C
Copyright © 1993–2014, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: SN74LVC112A


Similar Part No. - SN74LVC112APW

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN74LVC112APW TI-SN74LVC112APW Datasheet
292Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112APWE4 TI-SN74LVC112APWE4 Datasheet
292Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112APWLE TI-SN74LVC112APWLE Datasheet
292Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112APWR TI-SN74LVC112APWR Datasheet
292Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112APWRE4 TI-SN74LVC112APWRE4 Datasheet
292Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
More results

Similar Description - SN74LVC112APW

ManufacturerPart #DatasheetDescription
logo
Potato Semiconductor Co...
PO74G112A POTATO-PO74G112A Datasheet
584Kb / 6P
   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
PO74G112A POTATO-PO74G112A_14 Datasheet
1Mb / 6P
   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP FLOP WITH CLEAR AND PRESET
logo
Texas Instruments
74ACT11112 TI-74ACT11112 Datasheet
75Kb / 5P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74F112 TI-SN74F112 Datasheet
73Kb / 5P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112A TI-SN74LVC112A Datasheet
292Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
74ACT11112 TI1-74ACT11112_11 Datasheet
214Kb / 8P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
54AC11112 TI-54AC11112 Datasheet
94Kb / 7P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54LS112A TI-SN54LS112A Datasheet
300Kb / 9P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
CD54ACT112 TI-CD54ACT112_08 Datasheet
546Kb / 13P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Renesas Technology Corp
HD74LS112 RENESAS-HD74LS112 Datasheet
291Kb / 11P
   Dual J-K Negative-edge-triggered Flip-Flops (with Preset and Clear)
Jul.13.2005
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com