Electronic Components Datasheet Search |
|
TLK1201AI Datasheet(PDF) 5 Page - Texas Instruments |
|
TLK1201AI Datasheet(HTML) 5 Page - Texas Instruments |
5 / 24 page www.ti.com DETAILED DESCRIPTION Data Transmission Transmission Latency Next 10-Bit Code TXP, TXN TD(0−9) REFCLK td(Tx latency) 10-Bit Code b9 b8 b7 b0 b1 b2 b3 Measured 10-Bits TLK1201ARCP, TLK1201AIRCP ETHERNET TRANSCEIVERS SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007 Terminal Functions (continued) TERMINAL I/O DESCRIPTION NAME NO. POWER VDD 5, 10, Supply Digital logic power. Provides power for all digital circuitry and digital I/O buffers. 20, 23, 29, 37, 42, 50, 63 VDDA 53, 57, Supply Analog power. VDDA provides power for the high-speed analog circuits, receiver, and transmitter 59, 60 VDDPLL 18 Supply PLL power. Provides power for the PLL circuitry. This terminal requires additional filtering. GROUND GND 1, 14, Ground Digital logic ground. Provides a ground for the logic circuits and digital I/O buffers. 21,25, 33, 46 GNDA 51, 58 Ground Analog ground. GNDA provides a ground for the high-speed analog circuits RX and TX. GNDPLL 64 Ground PLL ground. Provides a ground for the PLL circuitry. This device supports both the defined 10-bit interface (TBI) and a reduced 5-bit interface utilizing DDR clocking. When MODESEL is low, the TBI mode is selected. When MODESEL is high, the DDR mode is selected. In the TBI mode, the transmitter portion registers incoming 10-bit wide data words (8b/10b encoded data, TD0–TD9) on the rising edge of REFCLK. The REFCLK is also used by the serializer, which multiplies the clock by a factor of 10, providing a signal that is fed to the shift register. The 8b/10b encoded data is transmitted sequentially bits 0 through 9 over the differential high-speed I/O channel. In the DDR mode, the transmitter accepts 5-bit wide 8b/10b encoded data on pins TD0–TD4. In this mode, data is aligned to both the rising and falling edges of REFCLK. The data is then formed into a 10-bit wide word and sent to the serializer. The rising edge REFCLK clocks in bits 0–4, and the falling edge of REFCLK clocks in bits 5–9. Bit 0 is the first bit transmitted. Data transmission latency is defined as the delay from the initial 10-bit word load to the serial transmission of bit 9. The minimum latency in TBI mode is 19 bit times. The maximum latency in TBI mode is 20 bit times. The minimum latency in DDR mode is 29 bit times, and maximum latency in DDR mode is 30 bit times. Figure 1. Transmitter Latency Full Rate Mode Copyright © 2004–2007, Texas Instruments Incorporated Submit Documentation Feedback 5 Product Folder Link(s): TLK1201ARCP TLK1201AIRCP |
Similar Part No. - TLK1201AI |
|
Similar Description - TLK1201AI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |