Electronic Components Datasheet Search |
|
MPC9448D Datasheet(PDF) 6 Page - Motorola, Inc |
|
MPC9448D Datasheet(HTML) 6 Page - Motorola, Inc |
6 / 12 page MPC9448 MOTOROLA TIMING SOLUTIONS 6 APPLICATIONS INFORMATION Figure 3. Output Clock Stop (CLK_STOP) Timing Diagram CCLK or PCLK CLK_STOP Q0 to Q11 Driving Transmission Lines The MPC9448 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user, the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of 17Ω (VCC=3.3V), the outputs can drive either parallel or series terminated transmission lines. For more information on transmission lines, the reader is referred to Motorola application note AN1091. In most high performance clock networks, point--to--point distribution of signals is the method of choice. In a point--to--point scheme, either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50Ω resistance to VCC÷2. Figure 4. Single versus Dual Transmission Lines 17Ω IN MPC9448 OUTPUT BUFFER RS =33Ω ZO =50Ω OutA 17Ω IN MPC9448 OUTPUT BUFFER RS =33Ω ZO =50Ω OutB0 RS =33Ω ZO =50Ω OutB1 This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9448 clock driver. For the series terminated case, however, there is no DC current draw; thus, the outputs can drive multiple series terminated lines. Figure 4 “Single versus Dual Transmission Lines” illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme, the fanout of the MPC9448 clock driver is effectively doubled due to its capability to drive multiple lines at VCC=3.3V. Figure 5. Single versus Dual Line Termination Waveforms TIME (nS) 3.0 2.5 2.0 1.5 1.0 0.5 0 2 4 6 8 101214 OutB tD = 3.9386 OutA tD = 3.8956 In The waveform plots in Figure 5 “Single versus Dual Line Termination Waveforms” show the simulation results of an output driving a single line versus two lines. In both cases, the drive capability of the MPC9448 output buffer is more than sufficient to drive 50Ω transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output--to--output skew of the MPC9448. The output waveform in Figure 5 “Single versus Dual Line Termination Waveforms” shows a step in the waveform; this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 33Ω series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal: VL =VS (Z0 ÷ (RS+R0 +Z0)) Z0 =50Ω || 50Ω RS =33Ω || 33Ω R0 =17Ω VL =3.0 (25 ÷ (16.5+17+25) = 1.28V At the load end the voltage will double, due to the near unity reflection coefficient, to 2.5V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns). Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
Similar Part No. - MPC9448D |
|
Similar Description - MPC9448D |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |