 2016 Microchip Technology Inc.

DS20005570A-page 7

HV7360/HV7361

2.0

PAD DESCRIPTION

Table 2-1

details

the

description

of

pads

in

HV7360/HV7361.

TABLE 2-1:

PAD FUNCTION TABLE

Pad

Location

HV7360

Symbol

HV7361

Symbol

Description

A1

GND

GND

Driver and level translator circuit ground return (0V)

A2

IND

IND

Damping N-FET control signal logic input, controlling N-FET2

A3

INC

INC

Damping P-FET control signal logic input, controlling P-FET2

A4

Negative voltage power supply (0V)

A6

Positive voltage supply (+10V), should connect to an external decoupling cap to

A7

INB

INB

Pulsing N-FET control signal logic input, controlling N-FET1

A8

INA

INA

Pulsing P-FET control signal logic input, controlling P-FET1

A9

PE

PE

Drive power enable Hi = On, Low = Off, logic ‘1’ voltage reference input (+2.5V to

+3.3V)

B2

Gate-drive negative voltage power supply (0V)

B8

Gate-drive negative voltage power supply (0V)

F4

Gate-drive positive voltage power supply (+10V)

F7

plane should be as short as possible.

G4

NC

—

No connection for HV7360

—

RX

T/R switch output for HV7361

P1

SP2

SP2

Source of P-FET2, positive high voltage power supply (0 to +100V) or GND

P2

DP2

DP2

Drain of P-FET2, transmit pulser output

P3

DN2

DN2

Drain of N-FET2, transmit pulser output

P4

SN2

SN2

Source of N-FET2, negative high voltage power supply (0 to –100V) or GND

P5

NC

—

No connection for HV7360

—

XDCR

T/R switch input for HV7361

P6

SP1

SP1

Source of P-FET1, positive high voltage power supply (0 to +100V)

P7

DP1

DP1

Drain of P-FET1, transmit pulser output

P8

DN1

DN1

Drain of N-FET1, transmit pulser output

P9

SN1

SN1

Source of N-FET1, negative high voltage power supply (0 to –100V)