TPS361301

SLVS340D − DECEMBER 2000 − REVISED JULY 2008

www.ti.com

8

ELECTRICAL CHARACTERISTICS

OVER RECOMMENDED OPERATING CONDITIONS (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

VDD = 1.8 V

IOH = −400 µA

VDD − 0.2 V

RESET

VDD = 3.3 V, IOH = −2 mA

VDD = 5 V,

IOH = −3 mA

VDD − 0.4 V

VDD = 1.8 V, IOH = −20 µA

VDD − 0.3 V

VOH

High-level output voltage

RESET

VDD = 3.3 V, IOH = −80 µA

VDD = 5 V,

IOH = −120 µA

VDD − 0.4 V

V

VOH

High-level output voltage

CEOUT

VOUT = 1.8 V, IOH = −1 mA

VOUT − 0.2 V

V

Enable mode

CEIN = VOUT

VOUT = 3.3 V, IOH = −2 mA

VOUT = 5 V,

IOH = −5 mA

VOUT − 0.3 V

CEOUT

Disable mode

VOUT = 3.3 V, IOH = −0.5 mA

VOUT − 0.4 V

RESET

VDD = 1.8 V, IOL = 400 µA

0.2

RESET

VDD = 3.3 V, IOL = 2 mA

VDD = 5 V,

IOL = 3 mA

0.4

V

Low-level output voltage

CEOUT

VOUT = 1.8 V, IOL = 1.0 mA

0.2

V

VOL

Low-level output voltage

Enable mode

CEIN = 0 V

VOUT = 3.3 V, IOL = 2 mA

VOUT = 5 V,

IOL = 5 mA

0.3

V

Power-up reset

voltage (see Note 1)

VDD > 1.1 V or VBAT > 1.1 V,

IOL = 20 µA

0.4

V

IO = 8.5 mA,

VDD = 1.8 V, VBAT = 0 V

VDD – 50 mV

Normal mode

IO = 125 mA,

VDD = 3.3 V, VBAT = 0 V

VDD − 150 mV

VOUT

IO = 200 mA,

VDD = 5 V,

VBAT = 0 V

VDD – 200 mV

V

Battery-backup mode

IO = 0.5 mA,

VBAT = 1.5 V, VDD = 0 V

VBAT − 20 mV

Battery-backup mode

IO = 7.5 mA,

VBAT = 3.3 V, VDD = 0 V

VBAT – 113 mV

RDS(on)

VDD to VOUT on-resistance

VDD = 5 V

0.6

1

Ω

RDS(on)

VBAT to VOUT on-resistance

VBAT = 3.3 V

8

15

Ω

VIT

Negative-going input threshold voltage

(see Note 2)

1.13

1.15

1.17

V

Vhys

Hysteresis

Sense

1.1 V

< VIT < 1.65 V

12

mV

Vhys

Hysteresis

VBSW (see Note 3)

VDD = 1.8 V

55

mV

IIH

High-level input current

MR

MR = 0.7 x VDD, VDD = 5 V

−33

−76

µA

IIL

Low-level input current

MR

MR = 0 V,

VDD = 5 V

−110

−255

µA

II

Input current

SENSE

VDD = 1.15 V

−25

25

nA

IDD

VDD supply current

VOUT = VDD

40

µA

IDD

VDD supply current

VOUT = VBAT

40

µA

IBAT

VBAT supply current

VOUT = VDD

−0.1

0.1

µA

IBAT

VBAT supply current

VOUT = VBAT

0.5

µA

Ilkg

CEIN leakage current

Disable mode,

VI < VDD

±1

µA

Ci

Input capacitance

VI = 0 V to 5 V

5

pF

(1) The lowest voltage at which RESET becomes active. tr,(VDD) ≥ 15 µs/V.

(2) To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near to the supply terminals.

(3) For VDD < 1.6 V, VOUT switches to VBAT regardless of VBAT