 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
5962-9675801QXA Datasheet(PDF) 6 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
5962-9675801QXA Datasheet(HTML) 6 Page - Texas Instruments |
|
|
6 / 97 page  1–1 1 Introduction The TVP3026M is an advanced video interface palette (VIP) from Texas Instruments (TI ) implemented in the EPIC 0.2-micron CMOS process. The TVP3026M is a 64-bit VIP that supports packed-24 modes enabling 24-bit true-color and high resolution at the same time without excessive amounts of frame buffer memory. For example, a 24-bit true color display with 1280 × 1024 resolution may be packed into 4 MB of VRAM. A phase-locked loop (PLL)-generated, 50% duty-cycle reference clock is output in the packed-24 modes, maximizing VRAM cycle time and the screen refresh rate. The TVP3026M supports all of the pixel formats of the TVP3020 VIP. Data can be split into 4 or 8 bit-planes for pseudo-color mode or split into 12-, 16- or 24-bit true-color and direct-color modes. For the 24-bit direct color modes, an 8-bit overlay plane is available. The 16-bit direct-color and true-color modes can be configured to IBM XGA (5, 6, 5), TARGA (1, 5, 5, 5), or 16-bit/pixel (6, 6, 4) configuration as another existing format. An additional 12-bit mode with 4-bit overlay (4, 4, 4, 4) is supported with 4 bits for each color and overlay. All color modes support selection of little or big endian data format for the pixel bus. Additionally, the device is also software compatible with the INMOS IMSG176/8 and Brooktree Bt476/8 color palettes. The TVP3026M has two fully programmable phase-locked loops (PLLs) for pixel clock and memory clock functions, as well as a simple frequency doubler for dramatic improvements in graphics system cost and integration. A third loop clock PLL makes pixel data-latch timing much simpler than with other existing color palettes. In addition, four software-selectable digital clock inputs (2 TTL- and 2 ECL / TTL-compatible) may be utilized. The video clock provides a software selected divide ratio of the chosen pixel clock. The shift clock output can be used directly as the VRAM shift clock. The reference clock output, driven by the loop clock PLL, provides a timing reference to the graphics accelerator. Like the TVP3020, the TVP3026M integrates a complete IBM XGA-compatible hardware cursor on chip, making significant graphics performance enhancements possible. Additionally, hardware port select and color-keyed switching functions, give the user several efficient means of producing graphical overlays on direct-color backgrounds. The TVP3026M has three 256 × 8 color lookup tables with triple 8-bit video digital-to-analog converters (DACs) capable of directly driving a doubly-terminated 75- Ω line. The lookup tables, a dual-ported RAM architecture enables ultra-high speed operation. Sync generation is incorporated on the green output channel. Horizontal sync (HSYNC) and vertical sync (VSYNC) are pipeline delayed through the device and optionally inverted to indicate screen resolution to the monitor. A palette-page register can select from multiple color maps in RAM when 4 bit-planes are used. This allows the screen colors to be changed with only one microprocessor write cycle. The device features a separate VGA bus, which supports the integrated VGA modes in graphics accelerator applications, allowing efficient support for VGA graphics and text modes. The separate bus also is useful for accepting data from the feature connector of most VGA-supported personal computers, without the need for external data multiplexing. The TVP3026M is highly system-integrated. It can be connected to the serial port of VRAM devices without external buffer logic and can be connected to many graphics engines directly. It also supports the split shift-register transfer function, which is common to many industry-standard VRAM devices. The system-integration concept is carried even further to manufacturing test and field diagnosis. To support these, several highly-integrated test functions have been designed to enable simplified testing of the palette and the entire graphics system. TI and EPIC are trademarks of Texas Instruments Incorporated. IBM and XGA is a registered trademark of International Business Machines Corporation TARGA is a registered trademark of Truevision Incorporated. Brooktree is a trademark of Brooktree Corporation. INMOS is a trademark of INMOS International Limited. |
Similar Part No. - 5962-9675801QXA |
|
Similar Description - 5962-9675801QXA |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
