1

2

A

B

C

D

SW

VIN

EN

GND

VOS

VSEL1

VSEL2

VSEL3

3

TPS62743, TPS627431

www.ti.com

SLVSCQ0A – JUNE 2015 – REVISED MAY 2016

Product Folder Links: TPS62743 TPS627431

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated

6 Device Comparison Table

PART NUMBER

OUTPUT VOLTAGE SETTINGS (VSEL 1 - 3)

OUTPUT

CURRENT

PACKAGE

MARKING

–40°C to 85°C

TPS62743

1.2 V, 1.5 V, 1.8 V, 2.1 V, 2.5 V, 2.8 V, 3.0 V, 3.3 V

300 mA

TPS743

–40°C to 85°C

TPS627431

1.3 V, 1.4 V, 1.6 V, 1.7 V, 1.9 V, 2.0 V, 2.9 V, 3.1 V

400 mA

627431

7 Pin Configuration and Functions

YFP Package

8-Pin DSBGA

Top View

Pin Functions

PIN

I/O

DESCRIPTION

NAME

NO

VIN

A2

PWR

suppression. A ceramic capacitor of 4.7 µF is required.

SW

A1

OUT

The switch pin is connected to the internal MOSFET switches. Connect the inductor to this terminal.

GND

B2

PWR

GND supply pin. Connect this pin close to the GND terminal of the input and output capacitor.

VOS

C2

IN

converter is disabled. Connect this pin directly to the output capacitor with a short trace.

VSEL3

D2

IN

be dynamically changed during operation.

VSEL2

D1

IN

VSEL1

C1

IN

EN

B1

IN

High level enables the devices, low level turns the device off. The pin must be terminated.