 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
GS1661A Datasheet(PDF) 2 Page - Semtech Corporation |
|
||||||||||||||||||||||||||||||
GS1661A Datasheet(HTML) 2 Page - Semtech Corporation |
|
|
2 / 85 page  GS1661A HD/SD SDI Receiver Data Sheet 54387 - 2 September 2012 2 of 85 Parallel data outputs are provided in 20-bit or 10-bit format for HD and SD video rates, with a variety of mapping options. As such, this parallel bus can interface directly with video processor ICs, and output data can be multiplexed onto 10 bits for a low-pin count interface. Functional Block Diagram GS1661A Functional Block Diagram Buffer Mux Reclocker with Integrated VCO SDI SDO SDO Serial to Parallel Converter Descramble, Word Align, Rate Detect Flywheel Video Standard Detect TRS Detect Timing Extraction Mux DVB-ASI Decoder Illegal code remap, TRS/ Line Number/ CRS Insertion, EDH Packet Insertion ANC/ Checksum /352M Extraction GSPI and JTAG Controller Host Interface Output Mux/ Demux Crystal Buffer/ Oscillator LF LB_CONT VBG I/O Control Buffer SDI NGEN EQ AGC+ AGC- DOUT[19:0] PCLK LOCKED |
Similar Part No. - GS1661A |
|
Similar Description - GS1661A |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
