SN54LVT543, SN74LVT543

3.3-V ABT OCTAL REGISTERED TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCBS137D – MAY 1992 – REVISED JULY 1995

1

POST OFFICE BOX 655303

Technology (ABT) Design for 3.3-V

Operation and Low Static Power

Dissipation

Down to 2.7 V

MIL-STD-883C, Method 3015; Exceeds

200 V Using Machine Model

(C = 200 pF, R = 0)

Per JEDEC Standard JESD-17

for External Pullup Resistors

Small-Outline (DW), Shrink Small-Outline

(DB), and Thin Shrink Small-Outline (PW)

Packages, Ceramic Chip Carriers (FK), and

Ceramic (JT) DIPs

description

These octal transceivers are designed specifically

capability to provide a TTL interface to a 5-V

system environment.

The ’LVT543 contain two sets of D-type latches for

temporary storage of data flowing in either

direction. Separate latch-enable (LEAB or LEBA)

and output-enable (OEAB or OEBA) inputs are

provided for each register to permit independent

control in either direction of data flow.

The A-to-B enable (CEAB) input must be low in order to enter data from A or to output data from B. If CEAB

is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts

the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect

the data present at the output of the A latches. Data flow from B to A is similar but requires using the CEBA,

LEBA, and OEBA inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Copyright

© 1995, Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION

DATA information current as of publication date. Products conform to

specifications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all

parameters.

SN54LVT543 ...JT PACKAGE

SN74LVT543 . . . DB, DW, OR PW PACKAGE

(TOP VIEW)

1

2

3

4

5

6

7

8

9

10

11

12

24

23

22

21

20

19

18

17

16

15

14

13

LEBA

OEBA

A1

A2

A3

A4

A5

A6

A7

A8

CEAB

GND

CEBA

B1

B2

B3

B4

B5

B6

B7

B8

LEAB

OEAB

SN54LVT543 . . . FK PACKAGE

(TOP VIEW)

32 1 28 27

12 13

5

6

7

8

9

10

11

25

24

23

22

21

20

19

B2

B3

B4

NC

B5

B6

B7

A2

A3

A4

NC

A5

A6

A7

426

14 15 16 17 18

NC – No internal connection

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.