SiOCXO1-EVB datasheet(6/54 Pages) SILABS

Part #	SiOCXO1-EVB

Description	Network Synchronizer for SyncE/ 1588 PTP Telecom Boundary (T-BC) and Slave (T-SC) Clocks

Download	54 Pages

Scroll/Zoom	100%

Manufacturer	SILABS [Silicon Laboratories]

Direct Link	http://www.silabs.com

Logo

6 / 54 page

3.4.4 Locked Mode

Once locked, a DSPLL will generate output clocks that are both frequency and phase locked to their selected input clocks. At this point,

any XTAL frequency drift will not affect the output frequency. Each DSPLL has its own LOLb pin and status bit to indicate when lock is

achieved. Refer to 3.8.6 LOL Detection for more details on the operation of the loss of lock circuit.

3.4.5 Holdover Mode

Any of the DSPLLs will automatically enter Holdover Mode when the selected input clock becomes invalid and no other valid input

clocks are available for selection. Each DSPLL uses an averaged input clock frequency as its final holdover frequency to minimize the

disturbance of the output clock phase and frequency when an input clock suddenly fails. The holdover circuit for each DSPLL stores up

to 120 seconds of historical frequency data while locked to a valid clock input. The final averaged holdover frequency value is calcula-

ted from a programmable window within the stored historical frequency data. Both the window size and delay are programmable as

shown in the figure below. The window size determines the amount of holdover frequency averaging. The delay value allows ignoring

frequency data that may be corrupt just before the input clock failure.

Programmable delay

Clock Failure and

Entry into Holdover

time

0s

Historical Frequency Data Collected

Programmable historical data window

used to determine the final holdover value

120s

1s,10s, 30s, 60s

30ms, 60ms, 1s,10s, 30s, 60s

Figure 3.2. Programmable Holdover Window

When entering holdover, a DSPLL will pull its output clock frequency to the calculated averaged holdover frequency. While in holdover,

the output frequency drift is entirely dependent on the external reference clock connected to the REF/REFb pins. If the clock input be-

comes valid, a DSPLL will automatically exit the holdover mode and re-acquire lock to the new input clock. This process involves pulling

the output clock frequencies to achieve frequency and phase lock with the input clock. This pull-in process is glitchless.

The DSPLL output frequency when exiting holdover can be ramped (recommended). Just before the exit is initiated, the difference be-

tween the current holdover frequency and the new desired frequency is measured. Using the calculated difference and a user-selecta-

ble ramp rate, the output is linearly ramped to the new frequency. The ramp rate can be 0.2 ppm/s, 40,000 ppm/s, or any of about 40

values in between. The DSPLL loop BW does not limit or affect ramp rate selections (and vice versa). CBPro defaults to ramped exit

from holdover. The same ramp rate settings are used for both exit from holdover and ramped input switching. For more information on

ramped input switching see 3.7.6 Ramped Input Switching.

Note: If ramped holdover exit is not selected, the holdover exit is governed either by (1) the DSPLL loop BW or (2) a user-selectable

holdover exit BW.

3.5 Digitally-Controlled Oscillator (DCO) Mode

The DSPLLs support a DCO mode where their output frequencies are adjustable in pre-defined steps defined by frequency step words

(FSW). The frequency adjustments are controlled through the serial interface or by pin control using frequency increments (FINC) or

decrements (FDEC). A FINC will add the frequency step word to the DSPLL output frequency, while a FDEC will decrement it. The

DCO mode is available when the DSPLL is operating in locked mode. The DCO mode is mainly used in IEEE1588 (PTP) applications

where a clock needs to be generated based on recovered timestamps. In this case timestamps are recovered by the PHY/MAC. A pro-

cessor containing servo software controls the DCO to close the timing loop between the master and slave nodes. The processor has

the option of using the FINC/FDEC pin controls to update the DCO frequency or by controlling it through the serial interface.

Si5348 Rev D Data Sheet

Functional Description

silabs.com | Smart. Connected. Energy-friendly.

Rev. 1.0 | 5

Similar Part No. - SiOCXO1-EVB

Manufacturer	Part #	Datasheet	Description
Silicon Laboratories	SiOCXO1-EVB	880Kb / 54P	Network Synchronizer for SyncE/ 1588 PTP Telecom Boundary (T-BC) and Slave (T-SC) Clocks
Skyworks Solutions Inc.	SIOCXO1-EVB	1Mb / 57P	Network Synchronizer for SyncE/ 1588 PTP Telecom Boundary (T-BC) and Slave (T-TSC) Clocks Rev. 1.1
	SIOCXO1-EVB	1Mb / 52P	Network Synchronizer for SyncE/ 1588 PTP Telecom Boundary (T-BC) and Slave (T-SC) Clocks Rev. 0.95
	SIOCXO1-EVB	1Mb / 57P	Network Synchronizer Clocks Supporting 1 PPS to 750 MHz Inputs Rev. 1.1

More results

Similar Description - SiOCXO1-EVB

Manufacturer	Part #	Datasheet	Description
Silicon Laboratories	SI5348-D	880Kb / 54P	Network Synchronizer for SyncE/ 1588 PTP Telecom Boundary (T-BC) and Slave (T-SC) Clocks
Skyworks Solutions Inc.	SI5348-E	1Mb / 52P	Network Synchronizer for SyncE/ 1588 PTP Telecom Boundary (T-BC) and Slave (T-SC) Clocks Rev. 0.95
Skyworks Solutions Inc.	SI5348-D	1Mb / 57P	Network Synchronizer for SyncE/ 1588 PTP Telecom Boundary (T-BC) and Slave (T-TSC) Clocks Rev. 1.1
Microsemi Corporation	ZL30361	347Kb / 5P	IEEE 1588 and Synchronous Ethernet Packet Clock Network Synchronizer May 2013
Integrated Device Techn...	82P33724	239Kb / 13P	Port Synchronizer for IEEE 1588 and Synchronous Ethernet
Integrated Device Techn...	82P33741	813Kb / 61P	Port Synchronizer for IEEE 1588 and Synchronous Ethernet
Renesas Technology Corp	82P33724	984Kb / 56P	Port Synchronizer for IEEE 1588 and Synchronous Ethernet September 15, 2017
	8A34012	2Mb / 104P	Port Synchronizer for IEEE 1588 Frequency and Time/Phase November 30, 2021
	8A34011	2Mb / 106P	Port Synchronizer for IEEE 1588 Frequency and Time/Phase December 9, 2021
	8A34013	2Mb / 101P	Port Synchronizer for IEEE 1588 Frequency and Time/Phase February 3, 2022

More results

SiOCXO1-EVB Datasheet(PDF) 6 Page - Silicon Laboratories

SiOCXO1-EVB Datasheet(HTML) 6 Page - Silicon Laboratories

Similar Part No. - SiOCXO1-EVB

Similar Description - SiOCXO1-EVB

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Datasheet Download

Link URL