9 / 22 page
CY28378
Document #: 38-07519 Rev. **
Page 9 of 22
Byte 9
Bit
@Pup
Name
Pin Description
Bit 7
0
48MHz_DRV
48MHz and 24_48MHz clock output drive strength
0 = Normal
1 = High Drive
(Recommend to set to high drive if this output is being used to drive both
USB and SIO devices in Intel Brookdale – G platforms)
Bit 6
0
PCI_DRV
PCI clock output drive strength
0 = Normal
1 = High Drive
Bit 5
0
3V66_DRV
3V66 clock output drive strength
0 = Normal
1 = High Drive
Bit 4
0
Reserved
Reserved
Bit 3
0
Reserved
Reserved
Bit 2
0
Reserved
Reserved
Bit 1
0
Reserved
Reserved
Bit 0
0
Reserved
Reserved
Byte 10
Bit
@Pup
Name
Pin Description
Bit 7
0
CPU_Skew2
CPU skew control
000 = Normal
001 = –150 ps
010 = –300 ps
011 = –450 ps
100 = +150 ps
101 = +300 ps
110 = +450 ps
111 = +600 ps
Bit 6
0
CPU_Skew1
Bit 5
0
CPU_Skew0
Bit 4
0
Fixed 3V66_SEL
3V66 and PCI output frequency select mode
0 = Set according to Frequency Selection Table
1 = Set according to Fractional Aligner settings
Bit 3
0
PCI_Skew1
PCI skew control
00 = Normal
01 = –500 ps
10 = Reserved
11 = +500 ps
Bit 2
0
PCI_Skew0
Bit 1
0
3V66_Skew1
3V66 skew control
00 = Normal
01 = –150 ps
10 = +150 ps
11 = +300 ps
Bit 0
0
3V66_Skew0
Byte 11
Bit
@Pup
Name
Pin Description
Bit 7
0
Reserved
Reserved
Bit 6
0
Reserved
Reserved
Bit 5
0
Reserved
Reserved
Bit 4
0
Reserved
Reserved
Bit 3
0
Reserved
Reserved
Bit 2
0
Reserved
Reserved
Bit 1
0
Reserved
Reserved
Bit 0
0
Reserved
Reserved
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
