Electronic Components Datasheet Search |
|
DS1338U-33+ Datasheet(PDF) 4 Page - Maxim Integrated Products |
|
DS1338U-33+ Datasheet(HTML) 4 Page - Maxim Integrated Products |
4 / 16 page DS1338 I 2C RTC with 56-Byte NV RAM 4 of 16 POWER-UP/POWER-DOWN CHARACTERISTICS (TA = -40°C to +85°C) (Note 1, Figure 1) PARAMETER SYMBOL MIN TYP MAX UNITS Recovery at Power-Up (Note 15) tREC 2 ms VCC Fall Time; VPF(MAX) to VPF(MIN) tVCCF 300 μs VCC Rise Time; VPF(MIN) to VPF(MAX) tVCCR 0 μs Warning: Negative undershoots below -0.3V while the part is in battery-backed mode may cause loss of data. Note 1: Limits at -40°C are guaranteed by design and not production tested. Note 2: All voltages are referenced to ground. Note 3: SCL only. Note 4: SDA and SQW/OUT. Note 5: ICCA—SCL clocking at max frequency = 400kHz. Note 6: Specified with the I 2C bus inactive. Note 7: Measured with a 32.768kHz crystal attached to X1 and X2. Note 8: After this period, the first clock pulse is generated. Note 9: A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the VIH(MIN) of the SCL signal) to bridge the undefined region of the falling edge of SCL. Note 10: The maximum tHD:DAT need only be met if the device does not stretch the LOW period (tLOW) of the SCL signal. Note 11: A fast-mode device can be used in a standard-mode system, but the requirement tSU:DAT ≥ to 250ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tR(MAX) + tSU:DAT = 1000 + 250 = 1250ns before the SCL line is released. Note 12: CB—total capacitance of one bus line in pF. Note 13: Guaranteed by design. Not production tested. Note 14: The parameter tOSF is the time period the oscillator must be stopped for the OSF flag to be set over the voltage range of 0.0V ≤ VCC ≤ VCC(MAX) and 1.3V ≤ VBAT ≤ 3.7V. Note 15: This delay applies only if the oscillator is enabled and running. If the oscillator is disabled or stopped, no power-up delay occurs. Figure 1. Power-Up/Power-Down Timing OUTPUTS VCC VPF(MAX) VPF(MIN) INPUTS HIGH-Z DON'T CARE VALID RECOGNIZED RECOGNIZED VALID t VCCF tVCCR tREC |
Similar Part No. - DS1338U-33+ |
|
Similar Description - DS1338U-33+ |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |