Electronic Components Datasheet Search |
|
BR24G02FVJ-3A Datasheet(PDF) 4 Page - Rohm |
|
BR24G02FVJ-3A Datasheet(HTML) 4 Page - Rohm |
4 / 37 page 4/33 Datasheet Datasheet BR24G02-3A © 2014 ROHM Co., Ltd. All rights reserved. www.rohm.co TSZ22111・15・001 TSZ02201-0R2R0G100570-1-2 27.Aug.2014 REV.003 ●Serial Input / Output timing Figure 2-(e). WP timing at write cancel Figure 2-(d). WP timing at write execution Figure 2-(c). Write cycle timing Figure 2-(a). Serial input / output timing ○Input read at the rise edge of SCL ○Data output in sync with the fall of SCL SCL SDA (入力) SDA (出力) tR tF1 tHIGH tSU:DAT tLOW tHD:DAT tDH tPD tBUF tHD:STA 70% 30% 70% 70% 30% 70% 70% 30% 30% 70% 70% 30% 70% 70% 70% 70% 30% 30% 30% 30% tF2 70% 70% tSU:STA tHD:STA START CONDITION tSU:STO STOP CONDITION 30% 30% 70% 70% D0 ACK tWR write data (n-th address) START CONDITION STOP CONDITION 70% 70% DATA(1) D0 ACK D1 DATA(n) ACK tWR 30% 70% STOP CONDITION tHD:WP tSU:WP 30% 70% DATA(1) D0 D1 ACK DATA(n) ACK tHIGH:WP 70% 70% tWR 70% (INPUT) (OUTPUT) Figure 2-(b). Start-stop bit timing |
Similar Part No. - BR24G02FVJ-3A |
|
Similar Description - BR24G02FVJ-3A |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |