Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IS42VM16800H-6BLI Datasheet(PDF) 10 Page - Integrated Silicon Solution, Inc

Part # IS42VM16800H-6BLI
Description  2M x 16Bits x 4Banks Mobile Synchronous DRAM
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS42VM16800H-6BLI Datasheet(HTML) 10 Page - Integrated Silicon Solution, Inc

Back Button IS42VM16800H-6BLI Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS42VM16800H-6BLI Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS42VM16800H-6BLI Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS42VM16800H-6BLI Datasheet HTML 9Page - Integrated Silicon Solution, Inc IS42VM16800H-6BLI Datasheet HTML 10Page - Integrated Silicon Solution, Inc IS42VM16800H-6BLI Datasheet HTML 11Page - Integrated Silicon Solution, Inc IS42VM16800H-6BLI Datasheet HTML 12Page - Integrated Silicon Solution, Inc IS42VM16800H-6BLI Datasheet HTML 13Page - Integrated Silicon Solution, Inc IS42VM16800H-6BLI Datasheet HTML 14Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 34 page
background image
10
www.issi.com - DRAM@issi.com
Rev. A | November 2015
IS42/45SM/RM/VM16800H
CAS Latency
The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of
output data. The latency can be set to two or three clocks. If a READ command is registered at clock edge n, and the latency is
m
clocks, the data will be available by clock edge
n + m. The DQs will start driving as a result of the clock edge one cycle earlier (n + m -
1), and provided that the relevant access times are met, the data will be valid by clock edge
n + m. For example, assuming that the
clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to
two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in Figure 6. Reserved states should not be used
as unknown operation or incompatibility with future versions may result.
Operating Mode
The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved
for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts. Test modes and reserved
states should not be used because unknown operation or incompatibility with future versions may result.
Write Burst Mode
When M9 = 0, the burst length programmed via M0-M2 applies to both READ and WRITE bursts; when M9 = 1, the programmed
burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses.
CLK
COMMAND
DQ
NOP
NOP
Dout
T0
T1
T2
tLZ
tOH
tAC
CAS Latency=2
T3
READ
CLK
COMMAND
DQ
NOP
NOP
Dout
T0
T1
T2
tLZ
tOH
tAC
CAS Latency=3
T3
NOP
T4
READ
DON’T CARE
UNDEFINED
Figure6: CAS Latency


Similar Part No. - IS42VM16800H-6BLI

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS42VM16800H ISSI-IS42VM16800H Datasheet
847Kb / 33P
   2M x 16Bits x 4Banks Mobile Synchronous DRAM
More results

Similar Description - IS42VM16800H-6BLI

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS42VM16800F ISSI-IS42VM16800F Datasheet
465Kb / 27P
   2M x 16Bits x 4Banks Mobile Synchronous DRAM
IS42VM16800H ISSI-IS42VM16800H Datasheet
847Kb / 33P
   2M x 16Bits x 4Banks Mobile Synchronous DRAM
IS42SM16800G-6BLI ISSI-IS42SM16800G-6BLI Datasheet
470Kb / 33P
   2M x 16Bits x 4Banks Mobile Synchronous DRAM
logo
Hynix Semiconductor
HY5Y2B6DLF-HE HYNIX-HY5Y2B6DLF-HE Datasheet
1Mb / 26P
   4Banks x 2M x 16bits Synchronous DRAM
HY5S2B6DLF-SE HYNIX-HY5S2B6DLF-SE Datasheet
1Mb / 26P
   4Banks x 2M x 16bits Synchronous DRAM
HY5W2B6DLF-HE HYNIX-HY5W2B6DLF-HE Datasheet
1Mb / 26P
   4Banks x 2M x 16bits Synchronous DRAM
logo
Integrated Silicon Solu...
IS42VM16160E ISSI-IS42VM16160E Datasheet
838Kb / 33P
   4M x 16Bits x 4Banks Mobile Synchronous DRAM
IS42VM16320D ISSI-IS42VM16320D Datasheet
550Kb / 27P
   8M x 16Bits x 4Banks Mobile Synchronous DRAM
IS42VM16320E ISSI-IS42VM16320E Datasheet
832Kb / 33P
   8M x 16Bits x 4Banks Mobile Synchronous DRAM
IS42SM ISSI-IS42SM Datasheet
1Mb / 33P
   1M x 16Bits x 4Banks Mobile Synchronous DRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com