Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IS45SM16200D-6BLA1 Datasheet(PDF) 8 Page - Integrated Silicon Solution, Inc

Part # IS45SM16200D-6BLA1
Description  1M x 16Bits x 2Banks Low Power Synchronous DRAM
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS45SM16200D-6BLA1 Datasheet(HTML) 8 Page - Integrated Silicon Solution, Inc

Back Button IS45SM16200D-6BLA1 Datasheet HTML 4Page - Integrated Silicon Solution, Inc IS45SM16200D-6BLA1 Datasheet HTML 5Page - Integrated Silicon Solution, Inc IS45SM16200D-6BLA1 Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS45SM16200D-6BLA1 Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS45SM16200D-6BLA1 Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS45SM16200D-6BLA1 Datasheet HTML 9Page - Integrated Silicon Solution, Inc IS45SM16200D-6BLA1 Datasheet HTML 10Page - Integrated Silicon Solution, Inc IS45SM16200D-6BLA1 Datasheet HTML 11Page - Integrated Silicon Solution, Inc IS45SM16200D-6BLA1 Datasheet HTML 12Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 34 page
background image
8
Rev. A | November 2015
IS42/45SM/RM/VM16200D
www.issi.com - dram@issi.com
In general, this 32Mb SDRAM (1M x 16Bits x 2banks) is a dual-bank DRAM that operates at 3.0V/3.3V and includes a synchronous
interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 16,777,216-bit banks is organized as
2,048 rows by 512 columns by 16-bits
Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed
number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed
by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and
row to be accessed (BA select the bank, A0-A10 select the row). The address bits (BA select the bank, A0-A8 select the column)
registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.
Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device
initialization, register definition, command descriptions and device operation.
Power up and Initialization
SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in
undefined operation. Once power is applied to VDD and VDDQ(simultaneously) and the clock is stable(stable clock is defined as a
signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100µs delay prior to issuing any command
other than a COMMAND INHIBIT or NOP. CKE must be held high during the entire initialization period until the PRECHARGE command
has been issued. Starting at some point during this 100µs period and continuing at least through the end of this period, COMMAND
INHIBIT or NOP commands should be applied.
Once the 100µs delay has been satisfied with at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE
command should be applied. All banks must then be precharged, thereby placing the device in the all banks idle state.
Once in the idle state, two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is
ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded prior to
applying any operational command. And a extended mode register set command will be issued to program specific mode of self
refresh operation(PASR). The following these cycles, the Low Power SDRAM is ready for normal operation.
Register Definition
Mode Register
The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst
length, a burst type, a CAS latency, an operating mode and a write burst mode. The mode register is programmed via the LOAD
MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.
Mode register bits M0-M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4-M6 specify the CAS
latency, M7 and M8 specify the operating mode, M9 specifies the write burst mode, and M10 should be set to zero. M11 should be set
to zero to prevent extended mode register.
The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the
subsequent operation. Violating either of these requirements will result in unspecified operation.
Functional Description
Extended Mode Register
The Extended Mode Register controls the functions beyond those controlled by the Mode Register. These additional functions are
special features of the mobile DRAM device. They include Temperature Compensated Self Refresh (TCSR) Control, and Partial Array Self
Refresh (PASR) and Driver Strength (DS).
The Extended Mode Register is programmed via the Mode Register Set command (BA=1) and retains the stored information until it is
programmed again or the device loses power.
The Extended Mode Register must be programmed with E7 through E10 set to “0”. The Extended Mode Register must be loaded when
all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent
operation. Violating either of these requirements results in unspecified operation.


Similar Part No. - IS45SM16200D-6BLA1

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS45SM16800H-6BLA1 ISSI-IS45SM16800H-6BLA1 Datasheet
854Kb / 34P
   2M x 16Bits x 4Banks Mobile Synchronous DRAM
IS45SM16800H-75BLA1 ISSI-IS45SM16800H-75BLA1 Datasheet
854Kb / 34P
   2M x 16Bits x 4Banks Mobile Synchronous DRAM
More results

Similar Description - IS45SM16200D-6BLA1

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS42SM16400G ISSI-IS42SM16400G Datasheet
251Kb / 27P
   1M x 16Bits x 4Banks Low Power Synchronous DRAM
IS42VM16400G ISSI-IS42VM16400G Datasheet
253Kb / 27P
   1M x 16Bits x 4Banks Low Power Synchronous DRAM
logo
Elite Semiconductor Mem...
M12L32162A ESMT-M12L32162A Datasheet
702Kb / 29P
   1M x 16Bit x 2Banks Synchronous DRAM
M52S32162A ESMT-M52S32162A Datasheet
770Kb / 30P
   1M x 16Bit x 2Banks Synchronous DRAM
M52S32162A ESMT-M52S32162A_1 Datasheet
786Kb / 30P
   1M x 16Bit x 2Banks Synchronous DRAM
M52D32162A ESMT-M52D32162A Datasheet
767Kb / 30P
   1M x 16Bit x 2Banks Synchronous DRAM
M12L32162A ESMT-M12L32162A_09 Datasheet
761Kb / 29P
   1M x 16Bit x 2Banks Synchronous DRAM
M12L32162A_0712 ESMT-M12L32162A_0712 Datasheet
693Kb / 28P
   1M x 16Bit x 2Banks Synchronous DRAM
M52S32162A ESMT-M52S32162A_08 Datasheet
862Kb / 30P
   1M x 16Bit x 2Banks Mobile Synchronous DRAM
M52D32162A ESMT-M52D32162A_09 Datasheet
813Kb / 32P
   1M x 16Bit x 2Banks Mobile Synchronous DRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com