8 / 13 page
CY62256V
Document #: 38-05057 Rev. *D
Page 8 of 13
Notes:
14. Address valid prior to or coincident with CE transition LOW.
15. Data I/O is high impedance if OE = VIH.
16. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
17. During this period, the I/Os are in output state and input signals should not be applied.
Switching Waveforms (continued)
Write Cycle No. 2 (CE Controlled)
tWC
tAW
tSA
tHA
tHD
tSD
tSCE
WE
DATA I/O
ADDRESS
CE
DATAINVALID
[10, 15, 16]
Write Cycle No. 3 (WE Controlled, OE LOW)
DATA I/O
ADDRESS
tHD
tSD
tLZWE
tSA
tHA
tAW
tWC
tHZWE
DATAINVALID
[11, 16]
NOTE 17
WE
CE
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
