Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WEDPNF8M721V-1015BM Datasheet(PDF) 8 Page - List of Unclassifed Manufacturers

Part # WEDPNF8M721V-1015BM
Description  8Mx72 Synchronous DRAM 8Mb Flash Mixed Module Multi-Chip Package
Download  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

WEDPNF8M721V-1015BM Datasheet(HTML) 8 Page - List of Unclassifed Manufacturers

Back Button WEDPNF8M721V-1015BM Datasheet HTML 4Page - List of Unclassifed Manufacturers WEDPNF8M721V-1015BM Datasheet HTML 5Page - List of Unclassifed Manufacturers WEDPNF8M721V-1015BM Datasheet HTML 6Page - List of Unclassifed Manufacturers WEDPNF8M721V-1015BM Datasheet HTML 7Page - List of Unclassifed Manufacturers WEDPNF8M721V-1015BM Datasheet HTML 8Page - List of Unclassifed Manufacturers WEDPNF8M721V-1015BM Datasheet HTML 9Page - List of Unclassifed Manufacturers WEDPNF8M721V-1015BM Datasheet HTML 10Page - List of Unclassifed Manufacturers WEDPNF8M721V-1015BM Datasheet HTML 11Page - List of Unclassifed Manufacturers WEDPNF8M721V-1015BM Datasheet HTML 12Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 42 page
background image
8
8
8
8
8
White Electronic Designs Corporation • Phoenix AZ • (602) 437-1520
White Electronic Designs
WEDPNF8M721V-XBX
Accesses begin with the registration of an ACTIVE com-
mand which is then followed by a READ or WRITE com-
mand. The address bits registered coincident with the AC-
TIVE command are used to select the bank and row to be
accessed (BA0 and BA1 select the bank, A0-11 select the
row). The address bits (A0-8) registered coincident with
the READ or WRITE command are used to select the star t-
ing column location for the burst access.
Prior to normal operation, the SDRAM must be initialized.
The following sections provide detailed information cover-
ing device initialization, register definition, command de-
scriptions and device operation.
INITIALIZATION
SDRAMs must be powered up and initialized in a predefined
manner. Operational procedures other than those speci-
fied may result in undefined operation. Once power is ap-
plied to VDD and VDDQ (simultaneously) and the clock is
stable (stable clock is defined as a signal cycling within tim-
ing constraints specified for the clock pin), the SDRAM re-
quires a 100µs delay prior to issuing any command other
than a COMMAND INHIBIT or a NOP. Starting at some point
during this 100µs period and continuing at least through
the end of this period, COMMAND INHIBIT or NOP com-
mands should be applied.
Once the 100µs delay has been satisfied with at least one
COMMAND INHIBIT or NOP command having been applied,
a PRECHARGE command should be applied. All banks must
be precharged, thereby placing the device in the all banks
idle state.
Once in the idle state, two AUTO REFRESH cycles must be
performed. After the AUTO REFRESH cycles are complete, the
SDRAM is ready for Mode Register programming. Because the
Mode Register will power up in an unknown state, it should
be loaded prior to applying any operational command.
REGISTER DEFINITION
MODE REGISTER
The Mode Register is used to define the specific mode of
operation of the SDRAM. This definition includes the selec-
tion of a burst length, a burst type, a CAS latency, an oper-
ating mode and a write burst mode, as shown in Figure 3.
The Mode Register is programmed via the LOAD MODE REG-
ISTER command and will retain the stored information until
it is programmed again or the device loses power.
Mode register bits M0-M2 specify the burst length, M3
specifies the type of burst (sequential or interleaved), M4-
M6 specify the CAS latency, M7 and M8 specify the oper-
ating mode, M9 specifies the WRITE burst mode, and M10
and M11 are reserved for future use.
The Mode Register must be loaded when all banks are idle,
and the controller must wait the specified time before initi-
ating the subsequent operation. Violating either of these
requirements will result in unspecified operation.
BURST LENGTH
Read and write accesses to the SDRAM are burst oriented,
with the burst length being programmable, as shown in Fig-
ure 3. The burst length determines the maximum number of
column locations that can be accessed for a given READ or
WRITE command. Burst lengths of 1, 2, 4 or 8 locations are
available for both the sequential and the interleaved burst
types, and a full-page burst is available for the sequential
type. The full-page burst is used in conjunction with the
BURST TERMINATE command to generate arbitrary burst
lengths.
Reserved states should not be used, as unknown opera-
tion or incompatibility with future versions may result.
When a READ or WRITE command is issued, a block of col-
umns equal to the burst length is effectively selected. All
accesses for that burst take place within this block, mean-
ing that the burst will wrap within the block if a boundary is
reached. The block is uniquely selected by A1-8 when the
burst length is set to two; by A2-8 when the burst length is
set to four; and by A3-8 when the burst length is set to
eight. The remaining (least significant) address bit(s) is (are)
used to select the starting location within the block. Full-
page bursts wrap within the page if the boundary is reached.
BURST TYPE
Accesses within a given burst may be programmed to be
either sequential or interleaved; this is referred to as the
burst type and is selected via bit M3.
The ordering of accesses within a burst is determined by
the burst length, the burst type and the starting column
address, as shown in Table 1.
CAS LATENCY
The CAS latency is the delay, in clock cycles, between the
registration of a READ command and the availability of the
first piece of output data. The latency can be set to two or
three clocks.
If a READ command is registered at clock edge
n, and the
latency is
m clocks, the data will be available by clock edge


Similar Part No. - WEDPNF8M721V-1015BM

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
WEDPNF8M722V-1010BC WEDC-WEDPNF8M722V-1010BC Datasheet
1Mb / 43P
   8Mx72 Synchronous DRAM 16Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M722V-1010BI WEDC-WEDPNF8M722V-1010BI Datasheet
1Mb / 43P
   8Mx72 Synchronous DRAM 16Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M722V-1010BM WEDC-WEDPNF8M722V-1010BM Datasheet
1Mb / 43P
   8Mx72 Synchronous DRAM 16Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M722V-1012BC WEDC-WEDPNF8M722V-1012BC Datasheet
1Mb / 43P
   8Mx72 Synchronous DRAM 16Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M722V-1012BI WEDC-WEDPNF8M722V-1012BI Datasheet
1Mb / 43P
   8Mx72 Synchronous DRAM 16Mb Flash Mixed Module Multi-Chip Package
More results

Similar Description - WEDPNF8M721V-1015BM

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
WEDPNF8M722V-XBX WEDC-WEDPNF8M722V-XBX Datasheet
1Mb / 43P
   8Mx72 Synchronous DRAM 16Mb Flash Mixed Module Multi-Chip Package
WEDPN8M72V-XB2X WEDC-WEDPN8M72V-XB2X Datasheet
401Kb / 13P
   8Mx72 Synchronous DRAM
logo
Toshiba Semiconductor
TH50VSF3680 TOSHIBA-TH50VSF3680 Datasheet
585Kb / 55P
   SRAM AND FLASH MEMORY MIXED MULTI-CHIP PACKAGE
TH50VSF2580AASB TOSHIBA-TH50VSF2580AASB Datasheet
546Kb / 50P
   SRAM AND FLASH MEMORY MIXED MULTI-CHIP PACKAGE
TH50VSF2582 TOSHIBA-TH50VSF2582 Datasheet
548Kb / 50P
   SRAM AND FLASH MEMORY MIXED MULTI-CHIP PACKAGE
logo
Micron Technology
MT8LSDT3264AY MICRON-MT8LSDT3264AY Datasheet
525Kb / 28P
   Synchronous DRAM Module
MT18LSDT12872AG MICRON-MT18LSDT12872AG Datasheet
979Kb / 29P
   Synchronous DRAM Module
MT9LSDT1672AY MICRON-MT9LSDT1672AY Datasheet
677Kb / 26P
   SYNCHRONOUS DRAM MODULE
MT36LSDT12872G MICRON-MT36LSDT12872G Datasheet
1,002Kb / 30P
   Synchronous DRAM Module
MT8LSDT3264A MICRON-MT8LSDT3264A Datasheet
614Kb / 24P
   SYNCHRONOUS DRAM MODULE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com