Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ISL6539IA Datasheet(PDF) 9 Page - Intersil Corporation

Part # ISL6539IA
Description  Wide Input Range Dual PWM Controller with DDR Option
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

ISL6539IA Datasheet(HTML) 9 Page - Intersil Corporation

Back Button ISL6539IA Datasheet HTML 5Page - Intersil Corporation ISL6539IA Datasheet HTML 6Page - Intersil Corporation ISL6539IA Datasheet HTML 7Page - Intersil Corporation ISL6539IA Datasheet HTML 8Page - Intersil Corporation ISL6539IA Datasheet HTML 9Page - Intersil Corporation ISL6539IA Datasheet HTML 10Page - Intersil Corporation ISL6539IA Datasheet HTML 11Page - Intersil Corporation ISL6539IA Datasheet HTML 12Page - Intersil Corporation ISL6539IA Datasheet HTML 13Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 20 page
background image
9
FN9144.4
June 6, 2005
Theory of Operation
Operation
The ISL6539 is a dual channel PWM controller intended for
use in power supplies for graphic chipsets, SDRAM, DDR
DRAM, or other power applications. The IC integrates two
control circuits for two synchronous buck converters. The
output voltage of each controller can be set in the range of
0.9V to 5.5V by an external resistive divider.
The synchronous buck converters can operate from either
an unregulated DC source with a voltage ranging from 5.0V
to 15V, or from a regulated system rail of 3.3V or 5V. In either
operational mode the controller is biased from the +5V
source.
The controllers operate in the current mode with input
voltage feed-forward which simplifies feedback loop
compensation and rejects input voltage variation. An
integrated feedback loop compensation dramatically
reduces the number of external components.
The ISL6539 has a special means to rearrange its internal
architecture into a complete DDR solution. When the DDR
pin is set high, the second channel can provide the capability
to track the output voltage of the first channel. The buffered
reference voltage required by DDR memory chips is also
provided.
Initialization
The ISL6539 initializes if at least one of the enable pins is
set high. The Power-On Reset (POR) function continually
monitors the bias supply voltage on the VCC pin, and
initiates soft-start operation when EN1 or EN2 is high after
the input supply voltage exceeds 4.45V. Should this voltage
drop lower than 4.14V, the POR disables the chip.
Soft-Start
When soft-start is initiated, the voltage on the SOFT pin of
the enabled channel starts to ramp up gradually with the
internal 5µA current charging the soft-start capacitor. The
output voltage follows the soft-start voltage.
When the SOFT pin voltage reaches 0.9V, the output voltage
comes into regulation. When the SOFT voltage reaches
1.5V, the power good (PGOOD) is enabled. The soft-start
process is depicted in Figure 3.
Even though the soft-start pin voltage continues to rise after
reaching 1.5V, this voltage does not affect the output
voltage.
The soft-start time (the time from the moment when EN
becomes high to the moment when PGOOD is reported) is
determined by the following equation:
The time it takes the output voltage to come into regulation
can be obtained from the following equation.
During soft-start, before the PGOOD pin is enabled, the
undervoltage protection is prohibited. The overvoltage and
overcurrent protection functions are enabled.
If the output capacitor has residue voltage before start-up,
both lower and upper MOSFETs are in off-state until the soft-
start capacitor charges equal the VSEN pin voltage. This will
ensure the output voltage starts from its existing voltage
level.
Output Voltage Program
The output voltage of either channel is set by a resistive
divider from the output to ground. The center point of the
divider is connected to the VSEN pin as shown in Figure 4.
The output voltage value is determined by the following
equation.
where 0.9V is the value of the internal reference. The VSEN
pin voltage is also used by the controller for the power good
function and to detect undervoltage and overvoltage
conditions.
Ch3 1.0V
Ch2 2.0V
Ch4 5.0V
M1.00ms
Ch1 5.0V
3
2
4
1
EN
0.9V
1.5V
SOFT
VOUT
PGOOD
FIGURE 3. START UP
TSOFT
1.5 V Csoft
×
5
µA
----------------------------------
=
TRISE
0.6 TSOFT
×
=
VO
0.9 V
R1 R2
+
(
)
R2
----------------------------------------------
=
ISL6539


Similar Part No. - ISL6539IA

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
ISL6539IAZ INTERSIL-ISL6539IAZ Datasheet
510Kb / 20P
   Wide Input Range Dual PWM Controller with DDR Option
logo
Renesas Technology Corp
ISL6539IAZ RENESAS-ISL6539IAZ Datasheet
933Kb / 20P
   Wide Input Range Dual PWM Controller with DDR Option
More results

Similar Description - ISL6539IA

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
ISL6539 RENESAS-ISL6539 Datasheet
933Kb / 20P
   Wide Input Range Dual PWM Controller with DDR Option
logo
Intersil Corporation
ISL6539 INTERSIL-ISL6539 Datasheet
510Kb / 20P
   Wide Input Range Dual PWM Controller with DDR Option
ISL6227 INTERSIL-ISL6227 Datasheet
897Kb / 26P
   Dual Mobile-Friendly PWM Controller with DDR Option
ISL6227 INTERSIL-ISL6227_07 Datasheet
861Kb / 28P
   Dual Mobile-Friendly PWM Controller with DDR Option
ISL6227 INTERSIL-ISL6227 Datasheet
840Kb / 27P
   Dual Mobile-Friendly PWM Controller with DDR Option
logo
Renesas Technology Corp
ISL6227 RENESAS-ISL6227 Datasheet
1Mb / 27P
   Dual Mobile-Friendly PWM Controller with DDR Option
logo
Intersil Corporation
ISL6225 INTERSIL-ISL6225 Datasheet
522Kb / 19P
   Dual Mobile-Friendly PWM Controller with DDR Memory Option
logo
Renesas Technology Corp
ISL6225 RENESAS-ISL6225 Datasheet
851Kb / 19P
   Dual Mobile-Friendly PWM Controller with DDR Memory Option
logo
Intersil Corporation
ISL6444 INTERSIL-ISL6444 Datasheet
440Kb / 18P
   Dual PWM Controller with DDR Memory Option for Gateway Applications
ISL6444 INTERSIL-ISL6444_07 Datasheet
381Kb / 19P
   Dual PWM Controller with DDR Memory Option for Gateway Applications
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com