Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EM63B165TS-7SG Datasheet(PDF) 7 Page - Etron Technology, Inc.

Part # EM63B165TS-7SG
Description  32M x 16 bit Synchronous DRAM (SDRAM)
Download  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETRON [Etron Technology, Inc.]
Direct Link  http://www.etron.com
Logo ETRON - Etron Technology, Inc.

EM63B165TS-7SG Datasheet(HTML) 7 Page - Etron Technology, Inc.

Back Button EM63B165TS-7SG Datasheet HTML 3Page - Etron Technology, Inc. EM63B165TS-7SG Datasheet HTML 4Page - Etron Technology, Inc. EM63B165TS-7SG Datasheet HTML 5Page - Etron Technology, Inc. EM63B165TS-7SG Datasheet HTML 6Page - Etron Technology, Inc. EM63B165TS-7SG Datasheet HTML 7Page - Etron Technology, Inc. EM63B165TS-7SG Datasheet HTML 8Page - Etron Technology, Inc. EM63B165TS-7SG Datasheet HTML 9Page - Etron Technology, Inc. EM63B165TS-7SG Datasheet HTML 10Page - Etron Technology, Inc. EM63B165TS-7SG Datasheet HTML 11Page - Etron Technology, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 53 page
background image
EtronTech
EM63B165TS
Rev. 2.0
7
Feb. /2016
Commands
1
BankActivate
(RAS# = "L", CAS# = "H", WE# = "H", BAs = Bank, A0-A12 = Row Address)
The BankActivate command activates the idle bank designated by the BA0, 1 signals. By latching
the row address on A0 to A12 at the time of this command, the selected row access is initiated. The
read or write operation in the same bank can occur after a time delay of tRCD(min.) from the time of
bank activation. A subsequent BankActivate command to a different row in the same bank can only be
issued after the previous active row has been precharged (refer to the following figure). The minimum
time interval between successive BankActivate commands to the same bank is defined by tRC(min.).
The SDRAM has four internal banks on the same chip and shares part of the internal circuitry to reduce
chip area; therefore it restricts the back-to-back activation of the two banks. tRRD(min.) specifies the
minimum time required between activating different banks. After this command is used, the Write
command and the Block Write command perform the no mask write operation.
CLK
COMMAND
T0
T1
ADDRESS
T2
T3
Tn+3
Tn+4
Tn+5
Tn+6
RAS# - CAS# delay(tRCD)
RAS# - RAS# delay time(tRRD)
RAS# - Cycle time(tRC)
AutoPrecharge
Begin
Bank A
Row Addr.
Bank A
Col Addr.
Bank B
Row Addr.
Bank A
Row Addr.
Bank A
Activate
NOP
NOP
R/W A with
AutoPrecharge
Bank B
Activate
NOP
NOP
Bank A
Activate
Don’t Care
Figure 3. BankActivate Command Cycle (Burst Length = n)
2
BankPrecharge command
(RAS# = "L", CAS# = "H", WE# = "L", BAs = Bank, A10 = "L", A0-A9, A11 and A12 = Don't care)
The BankPrecharge command precharges the bank disignated by BA signal. The precharged
bank is switched from the active state to the idle state. This command can be asserted anytime after
tRAS(min.) is satisfied from the BankActivate command in the desired bank. The maximum time any
bank can be active is specified by tRAS(max.). Therefore, the precharge function must be performed in
any active bank within tRAS(max.). At the end of precharge, the precharged bank is still in the idle state
and is ready to be activated again.
3
PrechargeAll command
(RAS# = "L", CAS# = "H", WE# = "L", BAs = Don’t care, A10 = "H", A0-A9, A11 and A12 = Don't care)
The PrechargeAll command precharges all banks simultaneously and can be issued even if all
banks are not in the active state. All banks are then switched to the idle state.
4
Read command
(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "L", A0-A9 = Column Address)
The Read command is used to read a burst of data on consecutive clock cycles from an active row
in an active bank. The bank must be active for at least tRCD(min.) before the Read command is issued.
During read bursts, the valid data-out element from the starting column address will be available
following the CAS latency after the issue of the Read command. Each subsequent data-out element
will be valid by the next positive clock edge (refer to the following figure). The DQs go into
high-impedance at the end of the burst unless other command is initiated. The burst length, burst
sequence, and CAS latency are determined by the mode register, which is already programmed. A
full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and
continue).


Similar Part No. - EM63B165TS-7SG

ManufacturerPart #DatasheetDescription
logo
Etron Technology, Inc.
EM63B165TS-7ISG ETRON-EM63B165TS-7ISG Datasheet
1Mb / 53P
   32M x 16 bit Synchronous DRAM (SDRAM)
More results

Similar Description - EM63B165TS-7SG

ManufacturerPart #DatasheetDescription
logo
Etron Technology, Inc.
EM63B165TS-5ISG ETRON-EM63B165TS-5ISG Datasheet
1Mb / 53P
   32M x 16 bit Synchronous DRAM (SDRAM)
EM68B16CWQH-18H ETRON-EM68B16CWQH-18H Datasheet
1Mb / 60P
   32M x 16 bit DDRII Synchronous DRAM (SDRAM)
EM6AB160TSA ETRON-EM6AB160TSA Datasheet
469Kb / 61P
   32M x 16 bit DDR Synchronous DRAM (SDRAM)
EM68B16CWPA ETRON-EM68B16CWPA Datasheet
1Mb / 59P
   32M x 16 bit DDRII Synchronous DRAM (SDRAM)
logo
Alliance Semiconductor ...
AS4C32M8SA-7TCN ALSC-AS4C32M8SA-7TCN Datasheet
1Mb / 55P
   32M x 8 bit Synchronous DRAM (SDRAM)
logo
Etron Technology, Inc.
EM68B16DVAA ETRON-EM68B16DVAA Datasheet
328Kb / 40P
   32M x 16 Mobile DDR Synchronous DRAM (SDRAM)
logo
Alliance Semiconductor ...
AS4C32M16D1A ALSC-AS4C32M16D1A Datasheet
1Mb / 64P
   32M x 16 bit DDR Synchronous DRAM
logo
Etron Technology, Inc.
EM6AB160TSE-4G ETRON-EM6AB160TSE-4G Datasheet
560Kb / 62P
   32M x 16 bit DDR Synchronous DRAM
logo
Alliance Semiconductor ...
AS4C32M16D2 ALSC-AS4C32M16D2 Datasheet
1Mb / 70P
   512M (32M x 16 bit) DDRII Synchronous DRAM
logo
Etron Technology, Inc.
EM638165TS-5G ETRON-EM638165TS-5G Datasheet
519Kb / 53P
   4M x 16 bit Synchronous DRAM (SDRAM)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com