Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

72V3643L15PFG8 Datasheet(PDF) 8 Page - Integrated Device Technology

Part # 72V3643L15PFG8
Description  3.3 VOLT CMOS SyncFIFO WITH
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

72V3643L15PFG8 Datasheet(HTML) 8 Page - Integrated Device Technology

Back Button 72V3643L15PFG8 Datasheet HTML 4Page - Integrated Device Technology 72V3643L15PFG8 Datasheet HTML 5Page - Integrated Device Technology 72V3643L15PFG8 Datasheet HTML 6Page - Integrated Device Technology 72V3643L15PFG8 Datasheet HTML 7Page - Integrated Device Technology 72V3643L15PFG8 Datasheet HTML 8Page - Integrated Device Technology 72V3643L15PFG8 Datasheet HTML 9Page - Integrated Device Technology 72V3643L15PFG8 Datasheet HTML 10Page - Integrated Device Technology 72V3643L15PFG8 Datasheet HTML 11Page - Integrated Device Technology 72V3643L15PFG8 Datasheet HTML 12Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
8
IDT72V3623/72V3643 CMOS 3.3V SyncBiFIFOTM WITH BUS-MATCHING
256 x 36, 1,024 x 36
COMMERCIAL TEMPERATURERANGE
IDT72V3623L10(1) IDT72V3623L15
IDT72V3643L10(1) IDT72V3643L15
Symbol
Parameter
Min.
Max.
Min.
Max.
Unit
fS
Clock Frequency, CLKA or CLKB
100
66.7
MHz
tCLK
Clock Cycle Time, CLKA or CLKB
10
15
ns
tCLKH
Pulse Duration, CLKA or CLKB HIGH
4.5
6
ns
tCLKL
Pulse Duration, CLKA and CLKB LOW
4.5
6
ns
tDS
Setup Time, A0-A35 before CLKA
↑ and B0-B35 before CLKB↑
3—
4
ns
tENS1
Setup Time, CSA, before CLKA
↑; CSB, before CLKB↑
4
4.5
ns
tENS2
Setup Time, ENA, W/RA and MBA before CLKA
↑; ENB, W/RB and MBB
3
4.5
ns
before CLKB
tRSTS
Setup Time, RS1 or PRS LOW before CLKA
↑ or CLKB↑(2)
5—
5
ns
tFSS
Setup Time, FS0 and FS1 before RS1 HIGH
7.5
7.5
ns
tBES
Setup Time, BE/FWFT before RS1 HIGH
7.5
7.5
ns
tSPMS
Setup Time, SPM before RS1 HIGH
7.5
7.5
ns
tSDS
Setup Time, FS0/SD before CLKA
3—
4
ns
tSENS
Setup Time, FS1/SEN before CLKA
3—
4
ns
tFWS
Setup Time, FWFT before CLKA
0—
0
ns
tDH
Hold Time, A0-A35 after CLKA
↑ and B0-B35 after CLKB↑
0.5
1
ns
tENH
Hold Time, CSA, W/RA, ENA, and MBA after CLKA
↑; CSB, W/RB, ENB, and
0.5
1
ns
MBB after CLKB
tRSTH
Hold Time, RS1 or PRS LOW after CLKA
↑ or CLKB↑(2)
4—
4
ns
tFSH
Hold Time, FS0 and FS1 after RS1 HIGH
2
2
ns
tBEH
Hold Time, BE/FWFT after RS1 HIGH
2
2
ns
tSPMH
Hold Time, SPM after RS1 HIGH
2
2
ns
tSDH
Hold Time, FS0/SD after CLKA
0.5
1
ns
tSENH
Hold Time, FS1/SEN HIGH after CLKA
0.5
1
ns
tSPH
Hold Time, FS1/SEN HIGH after RS1 HIGH
2
2
ns
tSKEW1(3)
Skew Time between CLKA
↑ and CLKB↑ for EF/OR and FF/IR
7.5
7.5
ns
tSKEW2(3,4)
Skew Time between CLKA
↑ and CLKB↑ for AE and AF
12
12
ns
NOTES:
1. For 10ns speed grade only: Vcc = 3.3V +/-0.15V, TA = 0
° to +70°C; JEDEC JESD8-A compliant.
2. Requirement to count the clock edge as one of at least four needed to reset a FIFO.
3. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
4. Designsimulated,nottested.
5. Industrial temperature range is available by special order.
TIMING REQUIREMENTS OVER RECOMMENDED RANGES OF SUPPLY
VOLTAGE AND OPERATING FREE-AIR TEMPERATURE
Commercial: Vcc=3.3V± 0.30V; for 10ns (100 MHz) operation, Vcc=3.3V ±0.15V; TA = 0
°C to +70°C; JEDEC JESD8-A compliant


Similar Part No. - 72V3643L15PFG8

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
72V3643L15PFG8 RENESAS-72V3643L15PFG8 Datasheet
365Kb / 29P
   3.3 VOLT CMOS SyncFIFOTM WITH BUS-MATCHING 256 x 36 1,024 x 36
MARCH 2018
More results

Similar Description - 72V3643L15PFG8

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V3611 IDT-IDT72V3611_14 Datasheet
334Kb / 19P
   3.3 VOLT CMOS SyncFIFO
IDT72V205 IDT-IDT72V205_13 Datasheet
401Kb / 25P
   3.3 VOLT CMOS SyncFIFO
IDT72V3631 IDT-IDT72V3631_14 Datasheet
394Kb / 20P
   3.3 VOLT CMOS SyncFIFO
IDT72V201 IDT-IDT72V201_13 Datasheet
285Kb / 14P
   3.3 VOLT CMOS SyncFIFO
IDT72V801 IDT-IDT72V801 Datasheet
150Kb / 16P
   3.3 VOLT DUAL CMOS SyncFIFO?
IDT72V3683 IDT-IDT72V3683 Datasheet
341Kb / 30P
   3.3 VOLT CMOS SyncFIFO WITH BUS-MATCHING
IDT72V805 IDT-IDT72V805_16 Datasheet
200Kb / 26P
   3.3 VOLT CMOS DUAL SyncFIFO
IDT72V801 IDT-IDT72V801_14 Datasheet
166Kb / 16P
   3.3 VOLT DUAL CMOS SyncFIFO
logo
Renesas Technology Corp
IDT72V201 RENESAS-IDT72V201 Datasheet
349Kb / 15P
   3.3 VOLT CMOS SyncFIFO™
MARCH 2018
logo
Integrated Device Techn...
IDT72V3653 IDT-IDT72V3653_16 Datasheet
184Kb / 30P
   3.3 VOLT CMOS SyncFIFO WITH BUS-MATCHING
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com