Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

72V3632L10PFG Datasheet(PDF) 10 Page - Integrated Device Technology

Part # 72V3632L10PFG
Description  3.3 VOLT CMOS SyncBiFIFO
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

72V3632L10PFG Datasheet(HTML) 10 Page - Integrated Device Technology

Back Button 72V3632L10PFG Datasheet HTML 6Page - Integrated Device Technology 72V3632L10PFG Datasheet HTML 7Page - Integrated Device Technology 72V3632L10PFG Datasheet HTML 8Page - Integrated Device Technology 72V3632L10PFG Datasheet HTML 9Page - Integrated Device Technology 72V3632L10PFG Datasheet HTML 10Page - Integrated Device Technology 72V3632L10PFG Datasheet HTML 11Page - Integrated Device Technology 72V3632L10PFG Datasheet HTML 12Page - Integrated Device Technology 72V3632L10PFG Datasheet HTML 13Page - Integrated Device Technology 72V3632L10PFG Datasheet HTML 14Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 29 page
background image
10
IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM
256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
COMMERCIAL TEMPERATURERANGE
FollowingReset,thelevelappliedtotheFWFTinputtochoosethedesired
timingmodemustremain staticthroughoutFIFOoperation.RefertoFigure2
(Reset) for a First Word Fall Through select timing diagram.
ALMOST-EMPTYFLAGANDALMOST-FULLFLAGOFFSETPROGRAM-
MING
Four registers in these devices are used to hold the offset values for the
Almost-EmptyandAlmost-Fullflags.TheportBAlmost-Emptyflag(AEB)Offset
register is labeled X1 and the port A Almost-Empty flag (AEA) Offset register
is labeled X2. The port A Almost-Full flag (AFA) Offset register is labeled Y1
and the port B Almost-Full flag (AFB) Offset register is labeled Y2. The index
ofeachregisternamecorrespondstoitsFIFOnumber.Theoffsetregisterscan
be loaded with preset values during the reset of a FIFO or they can be
programmed from port A (see Table 1).
FS0 and FS1 function the same way in both IDT Standard and FWFT
modes.
— PRESET VALUES
ToloadtheFIFO'sAlmost-EmptyflagandAlmost-FullflagOffsetregisters
withoneofthethreepresetvalueslistedinTable1,atleastoneoftheflagselect
inputsmustbeHIGHduringtheLOW-to-HIGHtransitionofitsresetinput.For
example, to load the preset value of 64 into X1 and Y1, FS0 and FS1 must be
HIGH when FlFO1 Reset (RST1) returns HIGH. Flag offset registers
associatedwithFIFO2areloadedwithoneofthepresetvaluesinthesameway
withFIFO2Reset(RST2)toggledsimultaneouslywithFIFO1Reset(RST1).
For preset value loading timing diagram, see Figure 2.
— PARALLEL LOAD FROM PORT A
ToprogramtheX1,X2,Y1,andY2registersfromportA,bothFlFOsshould
be reset simultaneously with FS0 and FS1 LOW during the LOW-to-HIGH
transitionoftheResetinputs.Afterthisresetiscomplete,thefirstfourwritesto
FIFO1donotstoredataintheFIFOmemorybutloadtheoffsetregistersinthe
order Y1, X1, Y2, X2. The port A data inputs used by the offset registers are
(A7-A0), (A8-A0), or (A9-A0) for the IDT72V3622, IDT72V3632, or
IDT72V3642, respectively. The highest numbered input is used as the most
significantbitofthebinarynumberineachcase. Validprogrammingvaluesfor
the registers ranges from 1 to 252 for the IDT72V3622; 1 to 508 for the
IDT72V3632;and1to1,020fortheIDT72V3642. Afteralltheoffsetregisters
areprogrammedfromportA,theportBFull/InputReadyflag(FFB/IRB)isset
HIGH,andbothFIFOsbeginnormaloperation.SeeFigure3forrelevantoffset
registerparallelprogrammingtimingdiagram.
SIGNAL DESCRIPTION
RESET
Afterpowerup,aMasterResetoperationmustbeperformedbyproviding
a LOW pulse to RST1 and RST2 simultaneously. Afterwards, the FIFO
memories of the IDT72V3622/72V3632/72V3642 are reset separately by
taking their Reset (RST1, RST2) inputs LOW for at least four port-A Clock
(CLKA) and four port-B Clock (CLKB) LOW-to-HIGH transitions. The Reset
inputs can switch asynchronously to the clocks. A FIFO reset initializes the
internalreadandwritepointersandforcestheInputReadyflag(IRA,IRB)LOW,
theOutputReadyflag(ORA,ORB)LOW,theAlmost-Emptyflag(AEA,AEB)
LOW,andtheAlmost-Fullflag(AFA,AFB)HIGH. ResettingaFIFOalsoforces
the Mailbox Flag (MBF1, MBF2) of the parallel mailbox register HIGH. After
aFIFOisreset,itsInputReadyflagissetHIGHaftertwoclockcyclestobegin
normaloperation.
ALOW-to-HIGHtransitiononaFIFOReset(RST1,RST2)inputlatches
thevalueoftheFlagSelect(FS0,FS1)inputsforchoosingtheAlmost-Fulland
Almost-Empty offset programming method. (For details see Table 1, Flag
Programming,andtheProgrammingtheAlmost-EmptyandAlmost-FullFlags
section). The relevant FIFO Reset timing diagram can be found in Figure 2.
FIRST WORD FALL THROUGH (FWFT)
AfterMasterReset,theFWFTselectfunctionisactive,permittingachoice
between two possible timing modes: IDT Standard mode or First Word Fall
Through (FWFT) mode. Once the Reset (RST1, RST2) input is HIGH, a
HIGH on the FWFT input during the next LOW-to-HIGH transition of CLKA
(for FIFO1) and CLKB (for FIFO2) will select IDT Standard mode. This mode
uses the Empty Flag function (EFA, EFB) to indicate whether or not there
areanywordspresentintheFIFOmemory.ItusestheFullFlagfunction(FFA,
FFB) to indicate whether or not the FIFO memory has any free space for
writing. In IDT Standard mode, every word read from the FIFO, including the
first, must be requested using a formal read operation.
Once the Reset (RST1, RST2) input is HIGH, a LOW on the FWFT input
during the next LOW-to-HIGH transition of CLKA (for FIFO1) and CLKB (for
FIFO2) will select FWFT mode. This mode uses the Output Ready function
(ORA, ORB) to indicate whether or not there is valid data at the data outputs
(A0-A35orB0-B35).ItalsousestheInputReadyfunction(IRA,IRB)toindicate
whether or not the FIFO memory has any free space for writing. In the FWFT
mode,thefirstwordwrittentoanemptyFIFOgoesdirectlytodataoutputs,no
readrequestnecessary. Subsequentwordsmustbeaccessedbyperforming
a formal read operation.
NOTES:
1. X1 register holds the offset for AEB; Y1 register holds the offset for AFA.
2. X2 register holds the offset for AEA; Y2 register holds the offset for AFB.
FS1
FS0
RST1
RST2
X1 AND Y1 REGlSTERS(1)
X2 AND Y2 REGlSTERS(2)
HH
X64
X
HH
X
X64
HL
X16
X
HL
X
X16
LH
X8
X
LH
X
X8
LL
↑↑
Parallel programming via Port A
Parallel programming via Port A
TABLE 1 — FLAG PROGRAMMING


Similar Part No. - 72V3632L10PFG

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
72V3632L10PFG RENESAS-72V3632L10PFG Datasheet
385Kb / 30P
   3.3 VOLT CMOS SyncBiFIFOTM 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2
FEBRUARY 2015
72V3632L10PFG8 RENESAS-72V3632L10PFG8 Datasheet
385Kb / 30P
   3.3 VOLT CMOS SyncBiFIFOTM 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2
FEBRUARY 2015
More results

Similar Description - 72V3632L10PFG

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V3652 IDT-IDT72V3652_09 Datasheet
227Kb / 29P
   3.3 VOLT CMOS SyncBiFIFO
IDT72V3624 IDT-IDT72V3624_15 Datasheet
285Kb / 34P
   3.3 VOLT CMOS SyncBiFIFO
IDT72V3612 IDT-IDT72V3612_14 Datasheet
397Kb / 24P
   3.3 VOLT CMOS SyncBiFIFO
IDT72V3652 IDT-IDT72V3652 Datasheet
249Kb / 29P
   3.3 VOLT CMOS SyncBiFIFO
IDT72V3682 IDT-IDT72V3682 Datasheet
249Kb / 29P
   3.3 VOLT CMOS SyncBiFIFO-TM
IDT72V3664 IDT-IDT72V3664 Datasheet
275Kb / 37P
   3.3 VOLT CMOS SyncBiFIFO WITH BUS-MATCHING
IDT72V3612 IDT-IDT72V3612 Datasheet
233Kb / 25P
   3.3 VOLT CMOS SyncBiFIFO-TM 64 x 36 x 2
IDT723622 IDT-IDT723622_15 Datasheet
188Kb / 24P
   CMOS SyncBiFIFO
IDT723652 IDT-IDT723652 Datasheet
257Kb / 29P
   CMOS SyncBiFIFO
logo
Renesas Technology Corp
IDT72V205 RENESAS-IDT72V205 Datasheet
380Kb / 26P
   3.3 VOLT CMOS SyncFIFOTM
MARCH 2018
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com