Electronic Components Datasheet Search |
|
72V2103L7-5PFGI Datasheet(PDF) 6 Page - Integrated Device Technology |
|
72V2103L7-5PFGI Datasheet(HTML) 6 Page - Integrated Device Technology |
6 / 46 page 6 IDT72V263/273/283/293/103/113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO 8K x 18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9/18, 256K x 9/18, 512K x9 COMMERCIAL AND INDUSTRIAL TEMPERATURERANGES IDT72V2103/72V2113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO 131,072 x 18/262,144 x 9, 262,144 x 18/524,288 x 9 PIN DESCRIPTION (TQFP & BGA PACKAGES) NOTE: 1. Inputs should not change state after Master Reset. Symbol Name I/O Description BE(1) *Big-Endian/ I During Master Reset, a LOW on BE will select Big-Endian operation. A HIGH on BE during Master Reset will Little-Endian selectLittle-Endianformat. D0–D17 DataInputs I Data inputs for a 18- or 9-bit bus. When in 18-bit mode, D0–D17 are used. When in 9-bit mode, D0–D8 are used and the unused inputs, D9–D17, should be tied LOW. EF/OR EmptyFlag/ O In the IDT Standard mode, the EF function is selected. EF indicates whether or not the FIFO memory is empty.In OutputReady FWFT mode, the OR function is selected. OR indicates whether or not there is valid data available at the outputs. FF/IR Full Flag/ O In the IDT Standard mode, the FF function is selected. FF indicates whether or not the FIFO memory is full. In the Input Ready FWFT mode, the IR function is selected. IR indicates whether or not there is space available for writing to the FIFO memory. FSEL0(1) FlagSelectBit0 I During Master Reset, this input along with FSEL1 and the LD pin, will select the default offset values for the programmable flags PAE and PAF. There are up to eight possible settings available. FSEL1(1) FlagSelectBit1 I During Master Reset, this input along with FSEL0 and the LD pin will select the default offset values for the programmable flags PAE and PAF. There are up to eight possible settings available. FWFT/SI FirstWordFall I DuringMasterReset,selectsFirstWordFallThroughorIDTStandardmode.AfterMasterReset,thispinfunctions Through/Serial In asaserialinputforloadingoffsetregisters. HF Half-FullFlag O HF indicates whether the FIFO memory is more or less than half-full. IP(1) InterspersedParity I During Master Reset, a LOW on IP will select Non-Interspersed Parity mode. A HIGH will select Interspersed Parity mode. Interspersed Parity control only has an effect during parallel programming of the offset registers. It does not effect the data written to and read from the FIFO. IW(1) InputWidth I This pin selects the bus width of the write port. During Master Reset, when IW is LOW, the write port will be configured with a x18 bus width. If IW is HIGH, the write port will be a x9 bus width. LD Load I Thisisadualpurposepin.DuringMasterReset,thestateoftheLD input,alongwithFSEL0andFSEL1,determines oneofeightdefaultoffsetvaluesforthePAEandPAFflags,alongwiththemethodbywhichtheseoffsetregisterscan beprogrammed,parallelorserial(seeTable2).AfterMasterReset,thispinenableswritingtoandreadingfromthe offsetregisters. MRS MasterReset I MRSinitializesthereadandwritepointerstozeroandsetstheoutputregistertoallzeroes.DuringMasterReset,the FIFOisconfiguredforeitherFWFTorIDTStandardmode,Bus-Matchingconfigurations,oneofeightprogrammable flagdefaultsettings,serialorparallelprogrammingoftheoffsetsettings,Big-Endian/Little-Endianformat,zerolatency timingmode,interspersedparity,andsynchronousversusasynchronousprogrammableflagtimingmodes. OE OutputEnable I OE controls the output impedance of Qn. OW(1) OutputWidth I This pin selects the bus width of the read port. During Master Reset, when OW is LOW, the read port willbeconfig- ured with a x18 bus width. If OW is HIGH, the read port will be a x9 bus width. PAE Programmable O PAE goes LOW if the number of words in the FIFO memory is less than offset n, which is stored in the Empty Offset Almost-EmptyFlag register. PAE goes HIGH if the number of words in the FIFO memory is greater than or equal to offset n. PAF Programmable O PAF goes HIGH if the number of free locations in the FIFO memory is more than offset m, which is stored in the Almost-FullFlag Full Offset register. PAF goes LOW if the number of free locations in the FIFO memory is less than or equal to m. PFM(1) Programmable I During Master Reset, a LOW on PFM will select Asynchronous Programmable flag timing mode. A HIGH on PFM Flag Mode willselectSynchronousProgrammableflagtimingmode. PRS PartialReset I PRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Partial Reset, the existing mode (IDT or FWFT), programming method (serial or parallel), and programmable flag settings are allretained. Q0–Q17 DataOutputs O Data outputs for a 18- or 9-bit bus. When in 18-bit mode, Q0–Q17 are used and when in 9-bit mode, Q0–Q8 are used, and the unused outputs, Q9-Q17 should not be connected. Outputs are not 5V tolerant regardless of the stateofOE. REN Read Enable I REN enables RCLK for reading data from the FIFO memory and offset registers. RCLK/ Read Clock/ I If Synchronous operation of the read port has been selected, when enabled by REN, the rising edge of RCLK RD Read Strobe reads data from the FIFO memory and offsets from the programmable registers. If LD is LOW, the values loaded into the offset registers is output on a rising edge of RCLK. If Asynchronous operation of the read port has been selected, a rising edge on RD reads data from the FIFO in an Asynchronous manner. REN should be tied LOW. Asynchronous operation of the RCLK/RD input is only available in the BGA package. |
Similar Part No. - 72V2103L7-5PFGI |
|
Similar Description - 72V2103L7-5PFGI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |