Electronic Components Datasheet Search |
|
72V281L15PFG Datasheet(PDF) 2 Page - Integrated Device Technology |
|
72V281L15PFG Datasheet(HTML) 2 Page - Integrated Device Technology |
2 / 26 page 2 COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT72V281/72V291 3.3V CMOS SUPERSYNC FIFOTM 65,536 x 9 and 131,072 x 9 PIN CONFIGURATIONS TQFP (PN64, order code: PF) STQFP (PP64, order code: TF) TOP VIEW DESCRIPTION (Continued) NOTES: 1. DC = Don’t Care. Must be tied to GND or VCC, cannot be left open. 2. This pin may either be tied to ground or left open. 3. DNC = Do Not Connect. PIN 1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 WEN SEN DC (1) VCC VCC GND (2) GND (2) GND (2) GND (2) GND (2) GND (2) GND (2) GND (2) GND (2) D8 D7 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 DNC (3) DNC (3) GND DNC (3) DNC (3) VCC DNC (3) DNC (3) DNC (3) GND DNC (3) DNC (3) Q8 Q7 Q6 GND 4513 drw 02 SuperSyncFIFOsareparticularlyappropriatefornetwork,video,telecommu- nications,datacommunicationsandotherapplicationsthatneedtobufferlarge amountsofdata. The input port is controlled by a Write Clock (WCLK) input and a Write Enable (WEN) input. Data is written into the FIFO on every rising edge of WCLK when WEN is asserted. The output port is controlled by a Read Clock (RCLK) input and Read Enable (REN) input. Data is read from the FIFO on every rising edge of RCLK when REN is asserted. An Output Enable (OE) input is provided for three-state control of the outputs. ThefrequenciesofboththeRCLKandtheWCLKsignalsmayvaryfrom0 tofMAXwithcompleteindependence. Therearenorestrictionsonthefrequency of the one clock input with respect to the other. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall Through (FWFT) mode. In IDT Standard mode, the first word written to an empty FIFO will not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating REN and enabling a rising RCLK edge, will shift the word from internal memory to the dataoutputlines. |
Similar Part No. - 72V281L15PFG |
|
Similar Description - 72V281L15PFG |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |