 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
72265LA15TFGI8 Datasheet(PDF) 1 Page - Integrated Device Technology |
|
||||||||||||||||||||||||||||||
72265LA15TFGI8 Datasheet(HTML) 1 Page - Integrated Device Technology |
|
|
1 / 27 page  1 2014 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. DSC-4670/4 © JULY 2014 CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18 IDT72255LA IDT72265LA IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. SuperSync FIFO is a trademark of Integrated Device Technology, Inc COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES FEATURES ••••• Choose among the following memory organizations: IDT72255LA — 8,192 x 18 IDT72265LA — 16,384 x 18 ••••• Pin-compatible with the IDT72275/72285 SuperSync FIFOs ••••• 10ns read/write cycle time (8ns access time) ••••• Fixed, low first word data latency time ••••• Auto power down minimizes standby power consumption ••••• Master Reset clears entire FIFO ••••• Partial Reset clears data, but retains programmable settings ••••• Retransmit operation with fixed, low first word data latency time ••••• Empty, Full and Half-Full flags signal FIFO status ••••• Programmable Almost-Empty and Almost-Full flags, each flag can default to one of two preselected offsets ••••• Program partial flags by either serial or parallel means ••••• Select IDT Standard timing (using EF and FF flags) or First Word Fall Through timing (using OR and IR flags) ••••• Output enable puts data outputs into high impedance state ••••• Easily expandable in depth and width ••••• Independent Read and Write clocks (permit reading and writing simultaneously) ••••• Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64- pin Slim Thin Quad Flat Pack (STQFP) ••••• High-performance submicron CMOS technology ••••• Industrial temperature range (–40°C to +85°C) is available ••••• Green parts available, see ordering information DESCRIPTION The IDT72255LA/72265LA are exceptionally deep, high speed, CMOS First-In-First-Out(FIFO)memorieswithclockedreadandwritecontrols. These FIFOs offer numerous improvements over previous SuperSync FIFOs, includingthefollowing: ••••• Thelimitationofthefrequencyofoneclockinputwithrespecttotheotherhas been removed. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. ••••• The period required by the retransmit operation is now fixed and short. ••••• Thefirstworddatalatencyperiod,fromthetimethefirstwordiswrittentoan emptyFIFOtothetimeitcanberead,isnowfixedandshort. (Thevariable clock cycle counting delay associated with the latency period found on previousSuperSyncdeviceshasbeeneliminatedonthisSuperSyncfamily.) INPUT REGISTER OUTPUT REGISTER RAM ARRAY 8,192 x 18 16,384 x 18 FLAG LOGIC FF /IR PAF EF /OR PAE HF READ POINTER READ CONTROL LOGIC WRITE CONTROL LOGIC WRITE POINTER RESET LOGIC WEN WCLK D0 -D17 LD MRS REN RCLK OE Q0 -Q17 OFFSET REGISTER PRS FWFT/SI SEN RT 4670 drw01 FUNCTIONAL BLOCK DIAGRAM |
Similar Part No. - 72265LA15TFGI8 |
|
Similar Description - 72265LA15TFGI8 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
