Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

72255LA15TFG Datasheet(PDF) 3 Page - Integrated Device Technology

Part # 72255LA15TFG
Description  CMOS SuperSync FIFO
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

72255LA15TFG Datasheet(HTML) 3 Page - Integrated Device Technology

  72255LA15TFG Datasheet HTML 1Page - Integrated Device Technology 72255LA15TFG Datasheet HTML 2Page - Integrated Device Technology 72255LA15TFG Datasheet HTML 3Page - Integrated Device Technology 72255LA15TFG Datasheet HTML 4Page - Integrated Device Technology 72255LA15TFG Datasheet HTML 5Page - Integrated Device Technology 72255LA15TFG Datasheet HTML 6Page - Integrated Device Technology 72255LA15TFG Datasheet HTML 7Page - Integrated Device Technology 72255LA15TFG Datasheet HTML 8Page - Integrated Device Technology 72255LA15TFG Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 27 page
background image
3
IDT72255LA/72265LA CMOS SuperSync FIFO™
8,192 x 18 and 16,384 x 18
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
DESCRIPTION (CONTINUED)
Figure 1. Block Diagram of Single 8,192 x 18 and 16,384 x 18 Synchronous FIFO
DATA OUT (Q0 - Qn)
DATA IN (D0 - Dn)
MASTER RESET (
MRS)
READ CLOCK (RCLK)
READ ENABLE (
REN)
OUTPUT ENABLE (
OE)
EMPTY FLAG/OUTPUT READY (
EF/OR)
PROGRAMMABLE ALMOST-EMPTY (
PAE)
WRITE CLOCK (WCLK)
WRITE ENABLE (
WEN)
LOAD (
LD)
FULL FLAG/INPUT READY (
FF/IR)
PROGRAMMABLE ALMOST-FULL (
PAF)
IDT
72255LA
72265LA
PARTIAL RESET (
PRS)
FIRST WORD FALL THROUGH/SERIAL INPUT
(FWFT/SI)
RETRANSMIT (
RT)
4670 drw03
HALF FULL FLAG (
HF)
SERIAL ENABLE(
SEN)
InFWFTmode,thefirstwordwrittentoanemptyFIFOisclockeddirectlyto
thedataoutputlinesafter threetransitionsoftheRCLKsignal.ARENdoesnot
havetobeassertedforaccessingthefirstword.However,subsequentwords
writtentotheFIFOdorequireaLOWonRENforaccess. ThestateoftheFWFT/
SIinputduringMasterResetdeterminesthetimingmodeinuse.
ForapplicationsrequiringmoredatastoragecapacitythanasingleFIFOcan
provide, the FWFT timing mode permits depth expansion by chaining FIFOs
inseries(i.e.thedataoutputsofoneFIFOareconnectedtothecorresponding
data inputs of the next). No external logic is required.
TheseFIFOshavefiveflagpins,EF/OR(EmptyFlagorOutputReady),FF/
IR(FullFlagorInputReady),HF(Half-fullFlag),PAE(ProgrammableAlmost-
Emptyflag)andPAF(ProgrammableAlmost-Fullflag). TheEFandFFfunctions
are selected in IDT Standard mode. The IRandORfunctionsareselectedin
FWFT mode. HF, PAE and PAF are always available for use, irrespective of
timingmode.
PAE and PAF can be programmed independently to switch at any point in
memory. (SeeTableIandTable2.) Programmableoffsetsdeterminetheflag
switchingthresholdandcanbeloadedbytwomethods:parallelorserial. Two
defaultoffsetsettingsarealsoprovided,sothatPAEcanbesettoswitchat127
or1,023locationsfromtheemptyboundaryandthePAFthresholdcanbeset
at127or1,023locationsfromthefullboundary. Thesechoicesaremadewith
the LD pin during Master Reset.
For serialprogramming,SENtogetherwithLDoneachrisingedgeofWCLK,
are used to load the offset registers via the Serial Input (SI). For parallel
programming,WENtogetherwithLDoneachrisingedgeofWCLK,areused
to load the offset registers via Dn. REN together with LD on each rising edge
ofRCLKcanbeusedtoreadtheoffsetsinparallelfromQnregardlessofwhether
serialorparalleloffsetloadinghasbeenselected.
DuringMasterReset(MRS)thefollowingeventsoccur:Thereadandwrite
pointers are set to the first location of the FIFO. The FWFT pin selects IDT
StandardmodeorFWFTmode. TheLDpinselectseitherapartialflagdefault
settingof127withparallelprogrammingorapartialflagdefaultsettingof1,023
withserialprogramming. Theflagsareupdatedaccordingtothetimingmode
anddefaultoffsetsselected.
The Partial Reset (PRS) also sets the read and write pointers to the first
locationofthememory. However,thetimingmode,partialflagprogramming
method,anddefaultorprogrammedoffsetsettingsexistingbeforePartialReset
remainunchanged.Theflagsareupdatedaccordingtothetimingmodeand
offsets in effect. PRS is useful for resetting a device in mid-operation, when
reprogrammingpartialflagswouldbeundesirable.
TheRetransmitfunctionallowsdatatoberereadfromtheFIFOmorethan
once. ALOWontheRTinputduringarisingRCLKedgeinitiatesaretransmit
operationbysettingthereadpointertothefirstlocationofthememoryarray.
If,atanytime,theFIFOisnotactivelyperforminganoperation,thechipwill
automaticallypowerdown.Onceinthepowerdownstate,thestandbysupply
currentconsumptionisminimized. Initiatinganyoperation(byactivatingcontrol
inputs)willimmediatelytakethedeviceoutofthepowerdownstate.
The IDT72255LA/72265LA are fabricated using IDT’s high speed submi-
cronCMOStechnology.


Similar Part No. - 72255LA15TFG

ManufacturerPart #DatasheetDescription
logo
Gilway Technical Lamp
7225 GILWAY-7225 Datasheet
143Kb / 2P
   T-1 Subminiature Lamps
logo
Heyco.
7225 HEYCO-7225 Datasheet
210Kb / 1P
   Female Cord Connectors
logo
Integrated Device Techn...
72251L10JG IDT-72251L10JG Datasheet
291Kb / 14P
   CMOS SyncFIFO
logo
Renesas Technology Corp
72251L10JG RENESAS-72251L10JG Datasheet
301Kb / 15P
   CMOS SyncFIFO™
NOVEMBER 2017
logo
Integrated Device Techn...
72251L10JG8 IDT-72251L10JG8 Datasheet
291Kb / 14P
   CMOS SyncFIFO
More results

Similar Description - 72255LA15TFG

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72255LA IDT-IDT72255LA Datasheet
354Kb / 27P
   CMOS SUPERSYNC FIFO
DT72281 IDT-DT72281_13 Datasheet
424Kb / 26P
   CMOS SuperSync FIFO
IDT72261LA IDT-IDT72261LA Datasheet
304Kb / 27P
   CMOS SuperSync FIFO
IDT72275 IDT-IDT72275 Datasheet
230Kb / 25P
   CMOS SUPERSYNC FIFO?
IDT72255LA IDT-IDT72255LA_05 Datasheet
328Kb / 27P
   CMOS SuperSync FIFO
IDT72291 IDT-IDT72291 Datasheet
277Kb / 26P
   CMOS SuperSync FIFO
IDT72261LA IDT-IDT72261LA_13 Datasheet
446Kb / 27P
   CMOS SuperSync FIFO
IDT72V271 IDT-IDT72V271 Datasheet
310Kb / 27P
   3.3 VOLT CMOS SuperSync FIFO
IDT72V285 IDT-IDT72V285 Datasheet
213Kb / 25P
   3.3 VOLT CMOS SuperSync FIFO
IDT72V281 IDT-IDT72V281_14 Datasheet
222Kb / 26P
   3.3 VOLT CMOS SuperSync FIFO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com