Electronic Components Datasheet Search |
|
70T3539MS133BCG Datasheet(PDF) 1 Page - Integrated Device Technology |
|
70T3539MS133BCG Datasheet(HTML) 1 Page - Integrated Device Technology |
1 / 26 page ©2015 Integrated Device Technology, Inc. MAY 2015 DSC 5678/8 1 Functional Block Diagram – Data input, address, byte enable and control registers – Self-timedwriteallowsfastcycletime ◆ Separate byte controls for multiplexed bus and bus matching compatibility ◆ Dual Cycle Deselect (DCD) for Pipelined Output Mode ◆ 2.5V (±100mV) power supply for core ◆ LVTTL compatible, selectable 3.3V (±150mV) or 2.5V (±100mV) power supply for I/Os and control signals on each port ◆ Includes JTAG functionality ◆ Industrial temperature range (-40°C to +85°C) is available at 133MHz ◆ Available in a 256-pin Ball Grid Array (BGA) ◆ Green parts available, see ordering information HIGH-SPEED 2.5V 512K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE IDT70T3539M REPEATR A0R CNTENR ADSR Dout0-8_R Dout9-17_R I/O0R -I/O35R Din_R ADDR_R OER BE3R BE2R BE1R BE0R R/ WR CE0R CE1R 1 0 1/0 FT/PIPER 1a 0a 1b 0b 1c 0c 1d 0d dc b a CLKR , Counter/ Address Reg. dc b a 0/1 0d 1d 0c 1c 0b 1b 0a 1a B W 2 R B W 1 R B W 0 R FT/PIPER Counter/ Address Reg. CNTENL ADSL REPEATL Dout0-8_L Dout9-17_L Dout18-26_L Dout27-35_L Dout18-26_R Dout27-35_R B W 0 L B W 1 L B W 2 L B W 3 L I/O0L -I/O35L A18L A0L Din_L ADDR_L OEL 5678 drw 01 BE3L BE2L BE1L BE0L R/ WL CE0L CE1L 512K x 36 MEMORY ARRAY CLKL ab c d FT/PIPEL 0/1 1d 0d 1c 0c 1b 0b 1a 0a B W 3 R , JTAG TCK TRST TMS TDO TDI 1 0 1/0 0d 1d 0c 1c 0b 1b 0a 1a ab c d FT/PIPEL 1/0 1/0 INTERRUPT COLLISION DETECTION LOGIC R/ WL CE 0 L CE1L R/ WR CE0 R CE1R INTL COL L INTR COLR ZZ CONTR OL LOGIC ZZL (1) ZZR (1) A18R Features: ◆ True Dual-Port memory cells which allow simultaneous access of the same memory location ◆ High-speed data access – Commercial: 3.6ns (166MHz)/4.2ns (133MHz)(max.) – Industrial: 4.2ns (133MHz) (max.) ◆ Selectable Pipelined or Flow-Through output mode ◆ Counter enable and repeat features ◆ Dual chip enables allow for depth expansion without additional logic ◆ Interrupt and Collision Detection Flags ◆ Full synchronous operation on both ports – 6ns cycle time, 166MHz operation (12Gbps bandwidth) – Fast 3.6ns clock to data out – 1.5ns setup to clock and 0.5ns hold on all control, data, and address inputs @ 166MHz NOTE: 1. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode. |
Similar Part No. - 70T3539MS133BCG |
|
Similar Description - 70T3539MS133BCG |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |