9/20

Elmos Semiconductor AG

Data Sheet

QM-No.: 25DS0085E.01

PRODUCTION DATA - JUL 21, 2016

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

1 CHANNEL SWITCHED MODE CONSTANT CURRENT CONTROLLER

E522.31/33

Description

Condition

Symbol

Min

Typ

Max

Unit

RT Resistor Range for Internal

f

R

RT,INT

50

120

kΩ

f

OSCIN,EXT

225

650

kHz

Minimum High or Low Pulsewidth

at OSCIN for Synchronization

T

PULSE,MIN,OSCIN

660

ns

RT Resistor Range for external

Clock Synchronization

225kHz ≤ f

R

RT,EXT

47

137

kΩ

Tracking between R

frequency for external Oscillator

Synchronization

2)

R

RT,OSCIN

-5

5

%

Typical Range for Spread Spectrum

Modulation of internal Oscillator

f

only valid for E522.31

f

SPREAD

-40

40

kHz

Digital Dimming Logic

Minimum PWDIM Pulse Width

3)

T

PWDIM,MIN

2

µs

PWDIM Frequency

f

PWDIM

20

400

2000

Hz

Timeout for CMP and Softstart

Reset

PWDIM = '0'

T

PWM,TIMEOUT

64

ms

LGATE Pullup Resistance

I

T

R

ON,LGATEH

30

Ω

LGATE Pulldown Resistance

I

T

R

ON,LGATEL

18

Ω

Average Current in LGATE

I

Q

I

LGATE,AVG

2

mA

Pullup Current at PWDIM to V3V3

V

I

PWDIM,PU

-100

-80

-60

µA

High Threshold at PWDIM

V

V

PWDIM,H

2.1

V

Low Threshold at PWDIM

V

V

PWDIM,L

1.2

V

Typical Delay by Internal Softstart

Ramp (standard setting)

PWDIM = '1'

(E52231A61C,

t

SOFTSTART

7.5

ms

Rising Voltage Slope at CMP during

Softstart (standard setting)

PWDIM = '1'

(E52231A61C,

dV/

dt

CMP,START1

200

mV /

ms

Typical Delay by Internal Softstart

Ramp (fast setting)

PWDIM = '1'

(E52231A61CXFR,

t

SOFTSTART,FAST

3.75

ms

Rising Voltage Slope at CMP during

Softstart (fast setting)

PWDIM = '1'

(E52231A61CXFR,

dV/

dt

CMP,START2

400

mV /

ms

Electrical Characteristics (continued)

1) E522.31 drives typical 1.2V to the RT node

2) The external input frequency must be matched to the frequency given by R

3) Note that the delays in external dimming circuit or magnetic components may limit the dimming pulse width above the

E522.3x limit

4) The time given is the typical delay that is necessary to reach a sufficiently high CMP voltage to regulate a typical application.

May vary depending on implementation details

5) Not production tested

(V

+25°C. Positive currents flow into the device pins.)