Electronic Components Datasheet Search |
|
TMS320LC50 Datasheet(PDF) 10 Page - Texas Instruments |
|
TMS320LC50 Datasheet(HTML) 10 Page - Texas Instruments |
10 / 87 page TMS320C5x, TMS320LC5x DIGITAL SIGNAL PROCESSORS SPRS030A – APRIL 1995 – REVISED APRIL 1996 10 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 Pin Functions for Devices in the PZ Package SIGNAL TYPE DESCRIPTION PARALLEL INTERFACE BUS A0 – A15 I/O/Z 16-bit external address bus (MSB: A15, LSB: A0) D0 – D15 I/O/Z 16-bit external data bus (MSB: D15, LSB: D0) PS, DS, IS O/Z Program, data, and I /O space select outputs, respectively STRB I/O/Z Timing strobe for external cycles and external DMA R/W I/O/Z Read / write select for external cycles and external DMA RD, WE O/Z Read and write strobes, respectively, for external cycles READY I External bus ready/ wait-state control input BR I/O/Z Bus request. Arbitrates global memory and external DMA SYSTEM INTERFACE / CONTROL SIGNALS RS I Reset. Initializes device and sets PC to zero MP/ MC I Microprocessor/microcomputer mode select. Enables internal ROM HOLD I Puts parallel I/ F bus in high-impedance state after current cycle HOLDA O/Z Hold acknowledge. Indicates external bus in hold state XF O/Z External flag output. Set /cleared through software BIO I I /O branch input. Implements conditional branches TOUT O/Z Timer output signal. Indicates output of internal timer INT1 – INT4 I External interrupt inputs NMI I Nonmaskable external interrupt SERIAL PORT INTERFACE DR, DR1, DR2 I Serial receive-data input DX, DX1, DX2 O/Z Serial transmit-data output. In high-impedance state when not transmitting CLKR, CLKR1, CLKR2 I Serial receive-data clock input CLKX, CLKX1, CLKX2 I/O/Z Serial transmit-data clock. Internal or external source FSR, FSR1, FSR2 I Serial receive-frame-synchronization input FSX, FSX1, FSX2 I/O/Z Serial transmit-frame-synchronization signal. Internal or external source BUFFERED SERIAL PORT (BSP) (SEE NOTE 1) BDR I BSP receive data input BDX O/Z BSP transmit data output; in high-impedance state when not transmitting BCLKR I BSP receive-data clock input BCLKX I/O/Z BSP transmit-data clock; internal or external source BFSR I BSP receive frame-synchronization input BFSX I/O/Z BSP transmit frame-synchronization signal; internal or external source LEGEND: I = Input O = Output Z = High impedance NOTE 1: ’LC56 devices only |
Similar Part No. - TMS320LC50 |
|
Similar Description - TMS320LC50 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |