DLP660TE datasheet(9/44 Pages) TI1

Part #	DLP660TE

Description	0.66 4K UHD DMD

Download	44 Pages

Scroll/Zoom	100%

Manufacturer	TI1 [Texas Instruments]

Direct Link	http://www.ti.com

Logo

9 / 44 page

9

DLP660TE

www.ti.com

DLPS072 – JANUARY 2017

Product Folder Links: DLP660TE

Submit Documentation Feedback

Pin Functions (continued)

TYPE

SIGNAL

DATA

RATE

DESCRIPTION

NAME

NO.

VCC

A8, B2, C1, D1, D10,

D12, D19, E1, E19,

E20, E21, F1, K1,

L1, M1, N1, P1,V1,

W1, W19, W20,

W21, X1, X10, X12,

X19, Y1, Z1, Z2,

AA2, AA8,

Power

Power supply for low voltage CMOS logic.

Power supply for normal high voltage at

micromirror address electrodes. Power

supply for Offset level of Dow during power

down sequence

VCCI

A11, A16, A17, A18,

A21, A22, A23,

AA11, AA16, AA17,

AA18, AA21, AA22,

AA23,

Power

Power supply for low voltage CMOS LVDS

interface

VOFFSET

A3, A4, A25, B26,

L26, M26, N26, Z26,

AA3, AA4, AA25

Power

Power supply for high voltage CMOS logic.

Power supply for stepped high voltage at

micromirror address electrodes. Power

supply for Offset level of MBRST(15:0)

VRESET

G1, H1, J1, R1, T1,

U1

Power

Power supply for Negative Reset level of

micromirror reset signal

VSS (Ground)

B4, B7, B11, B14,

B17, B20, B22, B25,

C2, C9, C20, C22,

C24, D2, D5, D9,

D11, D14, D18, D20,

D21, D22, E2, E7,

E9, E22, E25, E26,

F4, F23, F24, H2,

H4, H25, H26, J23,

J24, K2, L2, L3, L4,

L25, M2, M3, M4,

M23, M24, M25, N2,

N3, N25, P2,R23,

R24, T2, T4, T25,

T26, V4, V23, V24,

W2, W7, W9, W22,

W25, W26, X2, X5,

X9, X11, X20, X21,

X22, Y2, Y9, Y20,

Y22, Y24, Z4, Z7,

Z11, Z14, Z17, Z20,

Z22, Z25

Power

Common Return for all power

RESERVED SIGNALS

RESERVED_PFE

E18

Ground

Connect to ground on the DLP® system

board. Bond Pad connects to an internal Pull

Down circuit

RESERVED_TM

G4

Ground

Connect to ground on the DLP® system

board. Bond Pad connects to an internal Pull

Down circuit

RESERVED_TP0

E8

Input